This patch is to add option '-M', the AUX trace data can use this option
to synthesize memory event.

Signed-off-by: Leo Yan <[email protected]>
---
 tools/perf/Documentation/itrace.txt | 1 +
 tools/perf/util/auxtrace.c          | 4 ++++
 tools/perf/util/auxtrace.h          | 2 ++
 3 files changed, 7 insertions(+)

diff --git a/tools/perf/Documentation/itrace.txt 
b/tools/perf/Documentation/itrace.txt
index d3740c8f399b..079cdfabb352 100644
--- a/tools/perf/Documentation/itrace.txt
+++ b/tools/perf/Documentation/itrace.txt
@@ -11,6 +11,7 @@
                d       create a debug log
                f       synthesize first level cache events
                m       synthesize last level cache events
+               M       synthesize memory events
                t       synthesize TLB events
                a       synthesize remote access events
                g       synthesize a call chain (use with i or x)
diff --git a/tools/perf/util/auxtrace.c b/tools/perf/util/auxtrace.c
index 42a85c86421d..62e7f6c5f8b5 100644
--- a/tools/perf/util/auxtrace.c
+++ b/tools/perf/util/auxtrace.c
@@ -1333,6 +1333,7 @@ void itrace_synth_opts__set_default(struct 
itrace_synth_opts *synth_opts,
        synth_opts->flc = true;
        synth_opts->llc = true;
        synth_opts->tlb = true;
+       synth_opts->mem = true;
        synth_opts->remote_access = true;
 
        if (no_sample) {
@@ -1554,6 +1555,9 @@ int itrace_parse_synth_opts(const struct option *opt, 
const char *str,
                case 'a':
                        synth_opts->remote_access = true;
                        break;
+               case 'M':
+                       synth_opts->mem = true;
+                       break;
                case 'q':
                        synth_opts->quick += 1;
                        break;
diff --git a/tools/perf/util/auxtrace.h b/tools/perf/util/auxtrace.h
index 951d2d14cf24..7e5c9e1552bd 100644
--- a/tools/perf/util/auxtrace.h
+++ b/tools/perf/util/auxtrace.h
@@ -88,6 +88,7 @@ enum itrace_period_type {
  * @llc: whether to synthesize last level cache events
  * @tlb: whether to synthesize TLB events
  * @remote_access: whether to synthesize remote access events
+ * @mem: whether to synthesize memory events
  * @callchain_sz: maximum callchain size
  * @last_branch_sz: branch context size
  * @period: 'instructions' events period
@@ -126,6 +127,7 @@ struct itrace_synth_opts {
        bool                    llc;
        bool                    tlb;
        bool                    remote_access;
+       bool                    mem;
        unsigned int            callchain_sz;
        unsigned int            last_branch_sz;
        unsigned long long      period;
-- 
2.20.1

Reply via email to