Am Dienstag, 20. Oktober 2020, 21:38:49 CET schrieb Helen Koike:
> From: Shunqian Zheng <zhen...@rock-chips.com>
> 
> RK3399 has two ISPs, but only isp0 was tested.
> Add isp0 node in rk3399 dtsi
> 
> Verified with:
> make ARCH=arm64 dtbs_check 
> DT_SCHEMA_FILES=Documentation/devicetree/bindings/media/rockchip-isp1.yaml
> 
> Signed-off-by: Shunqian Zheng <zhen...@rock-chips.com>
> Signed-off-by: Jacob Chen <jacob2.c...@rock-chips.com>
> Signed-off-by: Helen Koike <helen.ko...@collabora.com>

looks good, and I'd like to apply this one after the drivers/media-patches
of this series got applied.


Thanks
Heiko



> 
> ---
> 
> Changes in v6:
> - Add status = "disabled" in the isp0 node
> ---
>  arch/arm64/boot/dts/rockchip/rk3399.dtsi | 26 ++++++++++++++++++++++++
>  1 file changed, 26 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi 
> b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> index ada724b12f014..af5f8e2c5e64d 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> @@ -1723,6 +1723,32 @@ vopb_mmu: iommu@ff903f00 {
>               status = "disabled";
>       };
>  
> +     isp0: isp0@ff910000 {
> +             compatible = "rockchip,rk3399-cif-isp";
> +             reg = <0x0 0xff910000 0x0 0x4000>;
> +             interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH 0>;
> +             clocks = <&cru SCLK_ISP0>,
> +                      <&cru ACLK_ISP0_WRAPPER>,
> +                      <&cru HCLK_ISP0_WRAPPER>;
> +             clock-names = "isp", "aclk", "hclk";
> +             iommus = <&isp0_mmu>;
> +             phys = <&mipi_dphy_rx0>;
> +             phy-names = "dphy";
> +             power-domains = <&power RK3399_PD_ISP0>;
> +             status = "disabled";
> +
> +             ports {
> +                     #address-cells = <1>;
> +                     #size-cells = <0>;
> +
> +                     port@0 {
> +                             reg = <0>;
> +                             #address-cells = <1>;
> +                             #size-cells = <0>;
> +                     };
> +             };
> +     };
> +
>       isp0_mmu: iommu@ff914000 {
>               compatible = "rockchip,iommu";
>               reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
> 




Reply via email to