A copy & paste oversight from MMP2; camera interrupts are handled
via a multiplexer on MMP3.

Signed-off-by: Lubomir Rintel <[email protected]>
---
 arch/arm/boot/dts/mmp3.dtsi | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/mmp3.dtsi b/arch/arm/boot/dts/mmp3.dtsi
index 9f2b059f0900b..a4fb9203ec1fb 100644
--- a/arch/arm/boot/dts/mmp3.dtsi
+++ b/arch/arm/boot/dts/mmp3.dtsi
@@ -293,7 +293,8 @@ mmc5: mmc@d4217000 {
                        camera0: camera@d420a000 {
                                compatible = "marvell,mmp2-ccic";
                                reg = <0xd420a000 0x800>;
-                               interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupts = <1>;
+                               interrupt-parent = <&ci_mux>;
                                clocks = <&soc_clocks MMP2_CLK_CCIC0>;
                                clock-names = "axi";
                                power-domains = <&soc_clocks 
MMP3_POWER_DOMAIN_CAMERA>;
@@ -305,7 +306,8 @@ camera0: camera@d420a000 {
                        camera1: camera@d420a800 {
                                compatible = "marvell,mmp2-ccic";
                                reg = <0xd420a800 0x800>;
-                               interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupts = <2>;
+                               interrupt-parent = <&ci_mux>;
                                clocks = <&soc_clocks MMP2_CLK_CCIC1>;
                                clock-names = "axi";
                                power-domains = <&soc_clocks 
MMP3_POWER_DOMAIN_CAMERA>;
-- 
2.29.2

Reply via email to