And supporting msm drm nodes, including backlight

Signed-off-by: Paul Sajna <sajatt...@postmarketos.org>
Co-developed-by: Amir Dahan <system64f...@protonmail.com>
Signed-off-by: Amir Dahan <system64f...@protonmail.com>
---
 arch/arm64/boot/dts/qcom/sdm845-lg-common.dtsi |  8 +--
 arch/arm64/boot/dts/qcom/sdm845-lg-judyln.dts  | 67 ++++++++++++++++++++++++++
 2 files changed, 71 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/qcom/sdm845-lg-common.dtsi 
b/arch/arm64/boot/dts/qcom/sdm845-lg-common.dtsi
index 
db28a2494a0cc4b9e9d997d11f1acfb116e586e3..ea4de09b549d1d436897ea6059d27556041a6b68
 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-lg-common.dtsi
+++ b/arch/arm64/boot/dts/qcom/sdm845-lg-common.dtsi
@@ -461,10 +461,6 @@ &cdsp_pas {
        status = "okay";
 };
 
-&dispcc {
-       status = "disabled";
-};
-
 &gcc {
        protected-clocks = <GCC_QSPI_CORE_CLK>,
                           <GCC_QSPI_CORE_CLK_SRC>,
@@ -532,6 +528,10 @@ led@5 {
        };
 };
 
+&pmi8998_wled {
+       status = "okay";
+};
+
 &sdhc_2 {
        cd-gpios = <&tlmm 126 GPIO_ACTIVE_LOW>;
 
diff --git a/arch/arm64/boot/dts/qcom/sdm845-lg-judyln.dts 
b/arch/arm64/boot/dts/qcom/sdm845-lg-judyln.dts
index 
be488891d0ab01c5bfd3762514fbf1c3bbf6845a..8077a9fb0dc28237fc6ac0b70c8ef45a0d72876d
 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-lg-judyln.dts
+++ b/arch/arm64/boot/dts/qcom/sdm845-lg-judyln.dts
@@ -61,6 +61,45 @@ zap-shader {
        };
 };
 
+&mdss {
+       status = "okay";
+};
+
+&mdss_dsi0 {
+       vdda-supply = <&vdda_mipi_dsi0_1p2>;
+
+       status = "okay";
+
+       display_panel: panel@0 {
+               reg = <0>;
+               compatible = "lg,sw49410";
+
+               backlight = <&pmi8998_wled>;
+               reset-gpios = <&tlmm 6 GPIO_ACTIVE_LOW>;
+
+               pinctrl-names = "default", "sleep";
+               pinctrl-0 = <&sde_dsi_active &sde_te_active>;
+               pinctrl-1 = <&sde_dsi_sleep &sde_te_sleep>;
+
+               port {
+                       panel_in: endpoint {
+                               remote-endpoint = <&mdss_dsi0_out>;
+                       };
+               };
+       };
+};
+
+&mdss_dsi0_phy {
+       vdds-supply = <&vdda_mipi_dsi0_pll>;
+
+       status = "okay";
+};
+
+&mdss_dsi0_out {
+       remote-endpoint = <&panel_in>;
+       data-lanes = <0 1 2 3>;
+};
+
 &mss_pil {
        firmware-name = "qcom/sdm845/judyln/mba.mbn", 
"qcom/sdm845/judyln/modem.mbn";
 };
@@ -78,6 +117,34 @@ thinq_key_default: thinq-key-default-state {
                drive-strength = <2>;
                bias-pull-up;
        };
+
+       sde_dsi_active: sde-dsi-active-state {
+               pins = "gpio6";
+               function = "gpio";
+               drive-strength = <8>;
+               bias-disable;
+       };
+
+       sde_dsi_sleep: sde-dsi-sleep-state {
+               pins = "gpio6";
+               function = "gpio";
+               drive-strength = <2>;
+               bias-pull-down;
+       };
+
+       sde_te_active: sde-te-active-state {
+               pins = "gpio10";
+               function = "mdp_vsync";
+               drive-strength = <2>;
+               bias-disable;
+       };
+
+       sde_te_sleep: sde-te-sleep-state {
+               pins = "gpio10";
+               function = "mdp_vsync";
+               drive-strength = <2>;
+               bias-pull-down;
+       };
 };
 
 &uart6 {

-- 
2.51.0


Reply via email to