The MiPHY365x is a Generic PHY which can serve various SATA or PCIe
devices. It has 2 ports which it can use for either; both SATA, both
PCIe or one of each in any configuration.

Cc: devicet...@vger.kernel.org
Cc: Srinivas Kandagatla <srinivas.kandaga...@st.com>
Signed-off-by: Lee Jones <lee.jo...@linaro.org>
---
 arch/arm/boot/dts/stih416-b2020-revE.dts |  6 +++++-
 arch/arm/boot/dts/stih416-b2020.dts      |  6 ++++++
 arch/arm/boot/dts/stih416.dtsi           | 13 +++++++++++++
 3 files changed, 24 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/stih416-b2020-revE.dts 
b/arch/arm/boot/dts/stih416-b2020-revE.dts
index a874570..dbe67fa 100644
--- a/arch/arm/boot/dts/stih416-b2020-revE.dts
+++ b/arch/arm/boot/dts/stih416-b2020-revE.dts
@@ -32,6 +32,10 @@
                ethernet1: ethernet@fef08000 {
                        snps,reset-gpio         = <&PIO0 7>;
                };
-       };
 
+               miphy365x_phy: miphy365x@0 {
+                       st,pcie_tx_pol_inv = <1>;
+                       st,sata_gen = "gen3";
+               };
+       };
 };
diff --git a/arch/arm/boot/dts/stih416-b2020.dts 
b/arch/arm/boot/dts/stih416-b2020.dts
index 276f28d..fd9cbad 100644
--- a/arch/arm/boot/dts/stih416-b2020.dts
+++ b/arch/arm/boot/dts/stih416-b2020.dts
@@ -13,4 +13,10 @@
        model = "STiH416 B2020";
        compatible = "st,stih416", "st,stih416-b2020";
 
+       soc {
+               miphy365x_phy: miphy365x@0 {
+                       st,pcie_tx_pol_inv = <1>;
+                       st,sata_gen = "gen3";
+               };
+       };
 };
diff --git a/arch/arm/boot/dts/stih416.dtsi b/arch/arm/boot/dts/stih416.dtsi
index 85b8063..9fd8efb 100644
--- a/arch/arm/boot/dts/stih416.dtsi
+++ b/arch/arm/boot/dts/stih416.dtsi
@@ -9,6 +9,8 @@
 #include "stih41x.dtsi"
 #include "stih416-clock.dtsi"
 #include "stih416-pinctrl.dtsi"
+
+#include <dt-bindings/phy/phy-miphy365x.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/reset-controller/stih416-resets.h>
 / {
@@ -140,5 +142,16 @@
                        clocks          = <&CLK_S_ICN_REG_0>;
                };
 
+               miphy365x_phy: miphy365x@0 {
+                       compatible      = "st,miphy365x-phy";
+                       reg             = <0xfe382000 0x100>,
+                                         <0xfe38a000 0x100>,
+                                         <0xfe394000 0x100>,
+                                         <0xfe804000 0x100>;
+                       reg-names       = "sata0", "sata1", "pcie0", "pcie1";
+
+                       #phy-cells      = <2>;
+                       st,syscfg       = <&syscfg_rear>;
+               };
        };
 };
-- 
1.8.3.2

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Reply via email to