Add architectural field definitions relating to the Fast Debug Channel
(FDC) interrupt, namely the pending bit in Cause and the field in
IntCtl to specify which CPU IRQ line the FDC interrupt is routed to.

Signed-off-by: James Hogan <[email protected]>
Cc: Ralf Baechle <[email protected]>
Cc: [email protected]
---
 arch/mips/include/asm/mipsregs.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h
index 2969ceaecfd3..9de5a3221c01 100644
--- a/arch/mips/include/asm/mipsregs.h
+++ b/arch/mips/include/asm/mipsregs.h
@@ -428,6 +428,8 @@
  *
  * Refer to your MIPS R4xx0 manual, chapter 5 for explanation.
  */
+#define INTCTLB_IPFDC          23
+#define INTCTLF_IPFDC          (_ULCAST_(7) << INTCTLB_IPFDC)
 #define INTCTLB_IPPCI          26
 #define INTCTLF_IPPCI          (_ULCAST_(7) << INTCTLB_IPPCI)
 #define INTCTLB_IPTI           29
@@ -458,6 +460,8 @@
 #define         CAUSEF_IP6             (_ULCAST_(1)   << 14)
 #define         CAUSEB_IP7             15
 #define         CAUSEF_IP7             (_ULCAST_(1)   << 15)
+#define         CAUSEB_FDCI            21
+#define         CAUSEF_FDCI            (_ULCAST_(1)   << 21)
 #define         CAUSEB_IV              23
 #define         CAUSEF_IV              (_ULCAST_(1)   << 23)
 #define         CAUSEB_PCI             26
-- 
2.0.5

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Reply via email to