On 5/14/2015 4:50 AM, Borislav Petkov wrote:
On Wed, May 13, 2015 at 12:37:04PM -0500, Aravind Gopalakrishnan wrote:
mce_setup(&m);
+ rdmsrl(MSR_IA32_MCG_STATUS, m.mcgstatus);
Any meaningful bits in that MSR we wanna know when getting a
thresholding or deferred error? Are they even defined?
Ah. Good point. RIPV is not defined for Deferred errors.
For thresholding, we'll hit the interrupt handler only if we hit the
threshold and
it is not UC error (for which RIPV is not defined). Else, the counter
would be incremented,
but it would cause a #MC anyway.
If yes, RIPV should always be 1b, EIPV too, MCIP can't be set.
-ENOMOREUSEFULBITS.
Thanks,
-Aravind.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
