Hi,
Dmitry Shmidt <[email protected]> wrote:
> Hi,
>
> I am working with dw_mmc controller. Kernel 3.4-rc3. Sdio wlan device
> in UHS_SDR50 mode.
> What I see that sometimes next sdio CMD53 starts before FIFO is empty
> and then controller goes insane and
> sdio request will be blocked forever.
>
> And it looks like DW_MCI_QUIRK_IDMAC_DTO quirk is helping this problem
> to disappear.
>
> My question is that this quirk actually adds SDMMC_INT_DATA_OVER to
> pending status and in this case
> reading from device it taking care of. Is it the only case? Writing
> can not be interrupted in same way?
>
> For the test I adding the next code to dw_mmc.c
> (DW_MCI_QUIRK_IDMAC_DTO was not set):
I found that idmac interrupt(Transmit Interrupt) is sometimes later than DTO
interrupt
in case of write. Current handling of idmac interrupt sets EVENT_DATA_COMPLETE
as well as
EVENT_XFER_COMPLETE regardless DTO rising. This makes the current request be
finished in tasklet
and permits the next request even though data transfer is still in progress.
Setting EVENT_DATA_COMPLETE is not proper after IDMAC interrupt.
It should be taken after DTO interrupt is generated.
@@ -1625,7 +1625,6 @@ static irqreturn_t dw_mci_interrupt(int irq, void *dev_id)
if (pending & (SDMMC_IDMAC_INT_TI | SDMMC_IDMAC_INT_RI)) {
mci_writel(host, IDSTS, SDMMC_IDMAC_INT_TI |
SDMMC_IDMAC_INT_RI);
mci_writel(host, IDSTS, SDMMC_IDMAC_INT_NI);
- set_bit(EVENT_DATA_COMPLETE, &host->pending_events);
host->dma_ops->complete(host);
}
#endif
>
> @@ -687,11 +721,19 @@ static void __dw_mci_start_request(struct dw_mci *host,
> struct mmc_request *mrq;
> struct mmc_data *data;
> u32 cmdflags;
> +#define FIFO_SIZE(x) (((x) & 0x3FFE0000) >> 17)
> + u32 temp;
>
> mrq = slot->mrq;
> if (host->pdata->select_slot)
> host->pdata->select_slot(slot->id);
>
> + do {
> + temp = mci_readl(host, STATUS);
> + if (!(temp & BIT(2))) {
> + printk("%s: FIFO is not empty: 0x%x\n",
> __func__, FIFO_SIZE(temp));
> + }
> + } while (!(temp & BIT(2)));
> +
>
> -----------------------------------------------------------------------------------------------
> [ 215.785000] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> req 98040Hz, actual 98039HZ div = 255)
> [ 215.800000] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> req 50000000Hz, actual 50000000HZ div = 0)
> ...
> [ 215.865000] __dw_mci_start_request: FIFO is not empty: 0xf
> <<<<<<<< !!!!!!!!!!!!!!!!
> ------------------------------------------------------------------------------------------------
>
> My other question is why do we need to use pio transfer in this case
> if DMA controller will finish the job if we will give it a chance?
>
> Thanks,
>
> Dmitry
> --
> To unsubscribe from this list: send the line "unsubscribe linux-mmc" in
> the body of a message to [email protected]
> More majordomo info at http://vger.kernel.org/majordomo-info.html
--
To unsubscribe from this list: send the line "unsubscribe linux-mmc" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
