Hi Morimoto-san, I have added an initial patch to support the FDP1 in the clock framework, but I have not been able to correctly identify the actual clock parent.
For now I have assumed that it is R8A7795_CLK_S2D1. Could you please confirm this selection, or help identify the true parent please? -- Regards Kieran
