From: Ryo Kodama <ryo.kodama...@renesas.com>

This patch adds PWM clock for PWM.

Signed-off-by: Ryo Kodama <ryo.kodama...@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara...@renesas.com>
Signed-off-by: Ulrich Hecht <ulrich.hecht+rene...@gmail.com>
---
 drivers/clk/renesas/r8a7796-cpg-mssr.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/renesas/r8a7796-cpg-mssr.c 
b/drivers/clk/renesas/r8a7796-cpg-mssr.c
index 9d114b3..be0fc00 100644
--- a/drivers/clk/renesas/r8a7796-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a7796-cpg-mssr.c
@@ -151,6 +151,7 @@ static const struct mssr_mod_clk r8a7796_mod_clks[] 
__initconst = {
        DEF_MOD("hscif1",                519,   R8A7796_CLK_S3D1),
        DEF_MOD("hscif0",                520,   R8A7796_CLK_S3D1),
        DEF_MOD("thermal",               522,   R8A7796_CLK_CP),
+       DEF_MOD("pwm",                   523,   R8A7796_CLK_S3D4),
        DEF_MOD("fcpvd2",                601,   R8A7796_CLK_S0D2),
        DEF_MOD("fcpvd1",                602,   R8A7796_CLK_S0D2),
        DEF_MOD("fcpvd0",                603,   R8A7796_CLK_S0D2),
-- 
2.7.4

Reply via email to