Hi Kieran,

Thank you for the patch.

On Thursday, 15 February 2018 10:38:19 EET Kieran Bingham wrote:
> From: Kieran Bingham <[email protected]>
> 
> Define the generic r8a77995 part of the DU device node.
> 
> Signed-off-by: Kieran Bingham <[email protected]>

Reviewed-by: Laurent Pinchart <[email protected]>

I assume Simon will take care of this patch.

> ---
>  arch/arm64/boot/dts/renesas/r8a77995.dtsi | 35 ++++++++++++++++++++++++++++
>  1 file changed, 35 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi
> b/arch/arm64/boot/dts/renesas/r8a77995.dtsi index
> 0db242114bc5..a57d5fecf79c 100644
> --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi
> @@ -748,6 +748,41 @@
>                       resets = <&cpg 602>;
>                       iommus = <&ipmmu_vi0 9>;
>               };
> +
> +             du: display@feb00000 {
> +                     compatible = "renesas,du-r8a77995";
> +                     reg = <0 0xfeb00000 0 0x80000>;
> +                     interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
> +                                  <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
> +                     clocks = <&cpg CPG_MOD 724>,
> +                              <&cpg CPG_MOD 723>;
> +                     clock-names = "du.0", "du.1";
> +                     vsps = <&vspd0 0 &vspd1 0>;
> +                     status = "disabled";
> +
> +                     ports {
> +                             #address-cells = <1>;
> +                             #size-cells = <0>;
> +
> +                             port@0 {
> +                                     reg = <0>;
> +                                     du_out_rgb: endpoint {
> +                                     };
> +                             };
> +
> +                             port@1 {
> +                                     reg = <1>;
> +                                     du_out_lvds0: endpoint {
> +                                     };
> +                             };
> +
> +                             port@2 {
> +                                     reg = <2>;
> +                                     du_out_lvds1: endpoint {
> +                                     };
> +                             };
> +                     };
> +             };
>       };
> 
>       timer {


-- 
Regards,

Laurent Pinchart

Reply via email to