> From: Fabrizio Castro <[email protected]>
> Sent: 20 February 2019 16:09
> To: Geert Uytterhoeven <[email protected]>
> Cc: Fabrizio Castro <[email protected]>; Michael Turquette
> <[email protected]>; Stephen Boyd <[email protected]>; linux-
> [email protected]; [email protected]; Simon Horman
> <[email protected]>; Chris Paterson <[email protected]>;
> Biju Das <[email protected]>
> Subject: [PATCH] clk: renesas: r8a774c0: Fix LAST_DT_CORE_CLK
> 
> Enum LAST_DT_CORE_CLK needs updating as R8A774C0_CLK_CANFD
> was recently added and it's the core clock with the highest
> index.
> 
> Signed-off-by: Fabrizio Castro <[email protected]>
Reviewed-by: Chris Paterson <[email protected]>

> ---
>  drivers/clk/renesas/r8a774c0-cpg-mssr.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/clk/renesas/r8a774c0-cpg-mssr.c
> b/drivers/clk/renesas/r8a774c0-cpg-mssr.c
> index 4f3111b..48a578a 100644
> --- a/drivers/clk/renesas/r8a774c0-cpg-mssr.c
> +++ b/drivers/clk/renesas/r8a774c0-cpg-mssr.c
> @@ -22,7 +22,7 @@
> 
>  enum clk_ids {
>       /* Core Clock Outputs exported to DT */
> -     LAST_DT_CORE_CLK = R8A774C0_CLK_CPEX,
> +     LAST_DT_CORE_CLK = R8A774C0_CLK_CANFD,
> 
>       /* External Input Clocks */
>       CLK_EXTAL,
> --
> 2.7.4

Reply via email to