From: Thomas Abraham <thomas...@samsung.com>

For Exynos5420 platforms, add CPU operating points and CPU
regulator supply properties for migrating from Exynos specific
cpufreq driver to using generic cpufreq driver.

Changes by Bartlomiej:
- split Exynos5420 support from the original patch

Cc: Kukjin Kim <kgene....@samsung.com>
Cc: Doug Anderson <diand...@chromium.org>
Cc: Javier Martinez Canillas <javier.marti...@collabora.co.uk>
Cc: Andreas Faerber <afaer...@suse.de>
Cc: Sachin Kamat <sachin.ka...@linaro.org>
Signed-off-by: Thomas Abraham <thomas...@samsung.com>
Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnier...@samsung.com>
---
 arch/arm/boot/dts/exynos5420.dtsi |   38 +++++++++++++++++++++++++++++++++++++
 1 file changed, 38 insertions(+)

diff --git a/arch/arm/boot/dts/exynos5420.dtsi 
b/arch/arm/boot/dts/exynos5420.dtsi
index f67b23f..85b9cfc 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -59,8 +59,26 @@
                        device_type = "cpu";
                        compatible = "arm,cortex-a15";
                        reg = <0x0>;
+                       clocks = <&clock CLK_ARM_CLK>;
+                       clock-names = "cpu-cluster.0";
                        clock-frequency = <1800000000>;
                        cci-control-port = <&cci_control1>;
+                       clock-latency = <140000>;
+
+                       operating-points = <
+                               1800000 1250000
+                               1700000 1212500
+                               1600000 1175000
+                               1500000 1137500
+                               1400000 1112500
+                               1300000 1062500
+                               1200000 1037500
+                               1100000 1012500
+                               1000000 987500
+                                900000 962500
+                                800000 937500
+                                700000 912500
+                       >;
                };
 
                cpu1: cpu@1 {
@@ -69,6 +87,7 @@
                        reg = <0x1>;
                        clock-frequency = <1800000000>;
                        cci-control-port = <&cci_control1>;
+                       clock-latency = <140000>;
                };
 
                cpu2: cpu@2 {
@@ -77,6 +96,7 @@
                        reg = <0x2>;
                        clock-frequency = <1800000000>;
                        cci-control-port = <&cci_control1>;
+                       clock-latency = <140000>;
                };
 
                cpu3: cpu@3 {
@@ -85,14 +105,29 @@
                        reg = <0x3>;
                        clock-frequency = <1800000000>;
                        cci-control-port = <&cci_control1>;
+                       clock-latency = <140000>;
                };
 
                cpu4: cpu@100 {
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        reg = <0x100>;
+                       clocks = <&clock CLK_KFC_CLK>;
+                       clock-names = "cpu-cluster.1";
                        clock-frequency = <1000000000>;
                        cci-control-port = <&cci_control0>;
+                       clock-latency = <140000>;
+
+                       operating-points = <
+                               1300000 1275000
+                               1200000 1212500
+                               1100000 1162500
+                               1000000 1112500
+                                900000 1062500
+                                800000 1025000
+                                700000 975000
+                                600000 937500
+                       >;
                };
 
                cpu5: cpu@101 {
@@ -101,6 +136,7 @@
                        reg = <0x101>;
                        clock-frequency = <1000000000>;
                        cci-control-port = <&cci_control0>;
+                       clock-latency = <140000>;
                };
 
                cpu6: cpu@102 {
@@ -109,6 +145,7 @@
                        reg = <0x102>;
                        clock-frequency = <1000000000>;
                        cci-control-port = <&cci_control0>;
+                       clock-latency = <140000>;
                };
 
                cpu7: cpu@103 {
@@ -117,6 +154,7 @@
                        reg = <0x103>;
                        clock-frequency = <1000000000>;
                        cci-control-port = <&cci_control0>;
+                       clock-latency = <140000>;
                };
        };
 
-- 
1.7.9.5

--
To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to