Dave,
> There are a few windows during AER/EEH when we can access PCIe I/O > mapped registers. This will harden the access to insure we do not > allow PCIe access during errors Applied to 5.1/scsi-fixes, thanks! -- Martin K. Petersen Oracle Linux Engineering
