From: Andrey Lebedev <and...@lebedev.lt>

Different sunxi flavors require slightly different sequence for enabling
LVDS output. This allows to differentiate between them.

Signed-off-by: Andrey Lebedev <and...@lebedev.lt>
---
 drivers/gpu/drm/sun4i/sun4i_tcon.c | 68 ++++++++++++++++--------------
 drivers/gpu/drm/sun4i/sun4i_tcon.h |  3 ++
 2 files changed, 39 insertions(+), 32 deletions(-)

diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.c 
b/drivers/gpu/drm/sun4i/sun4i_tcon.c
index c81cdce6ed55..cc6b05ca2c69 100644
--- a/drivers/gpu/drm/sun4i/sun4i_tcon.c
+++ b/drivers/gpu/drm/sun4i/sun4i_tcon.c
@@ -114,46 +114,48 @@ static void sun4i_tcon_channel_set_status(struct 
sun4i_tcon *tcon, int channel,
        }
 }
 
+static void sun6i_tcon_setup_lvds_phy(struct sun4i_tcon *tcon,
+                                     const struct drm_encoder *encoder)
+{
+       u8 val;
+
+       regmap_write(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
+                    SUN6I_TCON0_LVDS_ANA0_C(2) |
+                    SUN6I_TCON0_LVDS_ANA0_V(3) |
+                    SUN6I_TCON0_LVDS_ANA0_PD(2) |
+                    SUN6I_TCON0_LVDS_ANA0_EN_LDO);
+       udelay(2);
+
+       regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
+                          SUN6I_TCON0_LVDS_ANA0_EN_MB,
+                          SUN6I_TCON0_LVDS_ANA0_EN_MB);
+       udelay(2);
+
+       regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
+                          SUN6I_TCON0_LVDS_ANA0_EN_DRVC,
+                          SUN6I_TCON0_LVDS_ANA0_EN_DRVC);
+
+       if (sun4i_tcon_get_pixel_depth(encoder) == 18)
+               val = 7;
+       else
+               val = 0xf;
+
+       regmap_write_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
+                         SUN6I_TCON0_LVDS_ANA0_EN_DRVD(0xf),
+                         SUN6I_TCON0_LVDS_ANA0_EN_DRVD(val));
+
+}
+
 static void sun4i_tcon_lvds_set_status(struct sun4i_tcon *tcon,
                                       const struct drm_encoder *encoder,
                                       bool enabled)
 {
        if (enabled) {
-               u8 val;
-
                regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_IF_REG,
                                   SUN4I_TCON0_LVDS_IF_EN,
                                   SUN4I_TCON0_LVDS_IF_EN);
-
-               /*
-                * As their name suggest, these values only apply to the A31
-                * and later SoCs. We'll have to rework this when merging
-                * support for the older SoCs.
-                */
-               regmap_write(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
-                            SUN6I_TCON0_LVDS_ANA0_C(2) |
-                            SUN6I_TCON0_LVDS_ANA0_V(3) |
-                            SUN6I_TCON0_LVDS_ANA0_PD(2) |
-                            SUN6I_TCON0_LVDS_ANA0_EN_LDO);
-               udelay(2);
-
-               regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
-                                  SUN6I_TCON0_LVDS_ANA0_EN_MB,
-                                  SUN6I_TCON0_LVDS_ANA0_EN_MB);
-               udelay(2);
-
-               regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
-                                  SUN6I_TCON0_LVDS_ANA0_EN_DRVC,
-                                  SUN6I_TCON0_LVDS_ANA0_EN_DRVC);
-
-               if (sun4i_tcon_get_pixel_depth(encoder) == 18)
-                       val = 7;
-               else
-                       val = 0xf;
-
-               regmap_write_bits(tcon->regs, SUN4I_TCON0_LVDS_ANA0_REG,
-                                 SUN6I_TCON0_LVDS_ANA0_EN_DRVD(0xf),
-                                 SUN6I_TCON0_LVDS_ANA0_EN_DRVD(val));
+               if (tcon->quirks->setup_lvds_phy)
+                       tcon->quirks->setup_lvds_phy(tcon, encoder);
        } else {
                regmap_update_bits(tcon->regs, SUN4I_TCON0_LVDS_IF_REG,
                                   SUN4I_TCON0_LVDS_IF_EN, 0);
@@ -1465,12 +1467,14 @@ static const struct sun4i_tcon_quirks sun8i_a33_quirks 
= {
        .has_channel_0          = true,
        .has_lvds_alt           = true,
        .dclk_min_div           = 1,
+       .setup_lvds_phy         = sun6i_tcon_setup_lvds_phy,
 };
 
 static const struct sun4i_tcon_quirks sun8i_a83t_lcd_quirks = {
        .supports_lvds          = true,
        .has_channel_0          = true,
        .dclk_min_div           = 1,
+       .setup_lvds_phy         = sun6i_tcon_setup_lvds_phy,
 };
 
 static const struct sun4i_tcon_quirks sun8i_a83t_tv_quirks = {
diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.h 
b/drivers/gpu/drm/sun4i/sun4i_tcon.h
index a62ec826ae71..2974e59ef9f2 100644
--- a/drivers/gpu/drm/sun4i/sun4i_tcon.h
+++ b/drivers/gpu/drm/sun4i/sun4i_tcon.h
@@ -228,6 +228,9 @@ struct sun4i_tcon_quirks {
 
        /* callback to handle tcon muxing options */
        int     (*set_mux)(struct sun4i_tcon *, const struct drm_encoder *);
+       /* handler for LVDS setup routine */
+       void    (*setup_lvds_phy)(struct sun4i_tcon *tcon,
+                                 const struct drm_encoder *encoder);
 };
 
 struct sun4i_tcon {
-- 
2.20.1

-- 
You received this message because you are subscribed to the Google Groups 
"linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to linux-sunxi+unsubscr...@googlegroups.com.
To view this discussion on the web, visit 
https://groups.google.com/d/msgid/linux-sunxi/20200213201854.810-1-andrey.lebedev%40gmail.com.

Reply via email to