Author: rminnich
Date: 2006-08-17 22:31:09 +0200 (Thu, 17 Aug 2006)
New Revision: 2380
Added:
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/Config.lb
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/chip.h
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x.h
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x_early_serial.c
trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/superio.c
Modified:
trunk/LinuxBIOSv2/src/mainboard/sunw/ultra40/Config.lb
Log:
add smsc part. Mod sun board to use smsc part for now
Modified: trunk/LinuxBIOSv2/src/mainboard/sunw/ultra40/Config.lb
===================================================================
--- trunk/LinuxBIOSv2/src/mainboard/sunw/ultra40/Config.lb 2006-08-16
14:38:00 UTC (rev 2379)
+++ trunk/LinuxBIOSv2/src/mainboard/sunw/ultra40/Config.lb 2006-08-17
20:31:09 UTC (rev 2380)
@@ -207,8 +207,8 @@
chip southbridge/nvidia/ck804
device pci 0.0 on end # HT
device pci 1.0 on # LPC
- chip superio/smsc/lpc47b397
- device pnp 2e.0 on #
Floppy
+ chip superio/smsc/lpc47m10x
+ device pnp 2e.0 off #
Floppy
io 0x60 = 0x3f0
irq 0x70 = 6
drq 0x74 = 2
@@ -225,24 +225,12 @@
io 0x60 = 0x2f8
irq 0x70 = 3
end
- device pnp 2e.7 on #
Keyboard
+ device pnp 2e.7 off #
Keyboard
io 0x60 = 0x60
io 0x62 = 0x64
irq 0x70 = 1
irq 0x72 = 12
end
- device pnp 2e.8 on # HW
Monitor
- io 0x60 = 0x290
- chip
drivers/generic/generic # LM95221 CPU temp
- device
i2c 2b on end
- end
- chip
drivers/generic/generic # EMCT03
- device
i2c 54 on end
- end
- end
- device pnp 2e.a on #
RT
- io 0x60 = 0x400
- end
end
end
device pci 1.1 on # SM 0
Added: trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/Config.lb
===================================================================
--- trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/Config.lb
(rev 0)
+++ trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/Config.lb 2006-08-17
20:31:09 UTC (rev 2380)
@@ -0,0 +1,2 @@
+config chip.h
+object superio.o
Added: trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/chip.h
===================================================================
--- trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/chip.h
(rev 0)
+++ trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/chip.h 2006-08-17 20:31:09 UTC
(rev 2380)
@@ -0,0 +1,10 @@
+struct chip_operations;
+extern struct chip_operations superio_smsc_lpc47m10x_ops;
+
+#include <pc80/keyboard.h>
+#include <uart8250.h>
+
+struct superio_smsc_lpc47m10x_config {
+ struct uart8250 com1, com2;
+ struct pc_keyboard keyboard;
+};
Added: trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x.h
===================================================================
--- trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x.h
(rev 0)
+++ trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x.h 2006-08-17
20:31:09 UTC (rev 2380)
@@ -0,0 +1,10 @@
+#define LPC47M10X2_FDC 0 /* Floppy */
+#define LPC47M10X2_PP 3 /* Parallel Port */
+#define LPC47M10X2_SP1 4 /* Com1 */
+#define LPC47M10X2_SP2 5 /* Com2 */
+#define LPC47M10X2_KBC 7 /* Keyboard & Mouse */
+#define LPC47M10X2_GAME 9 /* GAME */
+#define LPC47M10X2_PME 10 /* PME reg*/
+#define LPC47M10X2_MPU 10 /* MPE -- who knows -- reg*/
+
+#define LPC47M10X2_MAX_CONFIG_REGISTER 0x5F
Added: trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x_early_serial.c
===================================================================
--- trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x_early_serial.c
(rev 0)
+++ trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/lpc47m10x_early_serial.c
2006-08-17 20:31:09 UTC (rev 2380)
@@ -0,0 +1,69 @@
+/*
+ * $Header$
+ *
+ * lpc47m10x_early_serial.c: Pre-RAM driver for SMSC LPC47M10X2 Super I/O chip
+ * derived from lpc47n217
+ *
+ * Copyright (C) 2005 Digital Design Corporation
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ *
+ * $Log$
+ *
+ */
+
+#include <arch/romcc_io.h>
+#include "lpc47m10x.h"
+
+//----------------------------------------------------------------------------------
+// Function: pnp_enter_conf_state
+// Parameters: dev - high 8 bits = Super I/O port
+// Return Value: None
+// Description: Enable access to the LPC47M10X2's configuration
registers.
+//
+static inline void pnp_enter_conf_state(device_t dev) {
+ unsigned port = dev>>8;
+ outb(0x55, port);
+}
+
+//----------------------------------------------------------------------------------
+// Function: pnp_exit_conf_state
+// Parameters: dev - high 8 bits = Super I/O port
+// Return Value: None
+// Description: Disable access to the LPC47M10X2's configuration
registers.
+//
+static void pnp_exit_conf_state(device_t dev) {
+ unsigned port = dev>>8;
+ outb(0xaa, port);
+}
+
+//----------------------------------------------------------------------------------
+// Function: lpc47b272_enable_serial
+// Parameters: dev - high 8 bits = Super I/O port,
+// low 8 bits = logical device
number (per lpc47b272.h)
+// iobase - processor I/O port address to
assign to this serial device
+// Return Value: bool
+// Description: Configure the base I/O port of the specified serial
device
+// and enable the serial device.
+//
+static void lpc47b272_enable_serial(device_t dev, unsigned iobase)
+{
+ pnp_enter_conf_state(dev);
+ pnp_set_logical_device(dev);
+ pnp_set_enable(dev, 0);
+ pnp_set_iobase(dev, PNP_IDX_IO0, iobase);
+ pnp_set_enable(dev, 1);
+ pnp_exit_conf_state(dev);
+}
Added: trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/superio.c
===================================================================
--- trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/superio.c
(rev 0)
+++ trunk/LinuxBIOSv2/src/superio/smsc/lpc47m10x/superio.c 2006-08-17
20:31:09 UTC (rev 2380)
@@ -0,0 +1,228 @@
+/*
+ * $Header$
+ *
+ * superio.c: RAM driver for SMSC LPC47M10X2 Super I/O chip
+ *
+ * Copyright 2000 AG Electronics Ltd.
+ * Copyright 2003-2004 Linux Networx
+ * Copyright 2004 Tyan
+ * Copyright (C) 2005 Digital Design Corporation
+ * Copyright (C) Ron Minnich, LANL
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ *
+ * $Log$
+ *
+ */
+
+#include <arch/io.h>
+#include <device/device.h>
+#include <device/pnp.h>
+#include <console/console.h>
+#include <device/smbus.h>
+#include <string.h>
+#include <bitops.h>
+#include <uart8250.h>
+#include <pc80/keyboard.h>
+#include "chip.h"
+#include "lpc47m10x.h"
+
+// Forward declarations
+static void enable_dev(device_t dev);
+void lpc47m10x_pnp_set_resources(device_t dev);
+void lpc47m10x_pnp_set_resources(device_t dev);
+void lpc47m10x_pnp_enable_resources(device_t dev);
+void lpc47m10x_pnp_enable(device_t dev);
+static void lpc47m10x_init(device_t dev);
+
+static void pnp_enter_conf_state(device_t dev);
+static void pnp_exit_conf_state(device_t dev);
+static void dump_pnp_device(device_t dev);
+
+
+struct chip_operations superio_smsc_lpc47m10x_ops = {
+ CHIP_NAME("smsc lpc47m10x")
+ .enable_dev = enable_dev
+};
+
+static struct device_operations ops = {
+ .read_resources = pnp_read_resources,
+ .set_resources = lpc47m10x_pnp_set_resources,
+ .enable_resources = lpc47m10x_pnp_enable_resources,
+ .enable = lpc47m10x_pnp_enable,
+ .init = lpc47m10x_init,
+};
+
+static struct pnp_info pnp_dev_info[] = {
+ { &ops, LPC47M10X2_FDC, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, { 0x07f8, 0},
},
+ { &ops, LPC47M10X2_PP, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, { 0x07f8, 0},
},
+ { &ops, LPC47M10X2_SP1, PNP_IO0 | PNP_IRQ0, { 0x7f8, 0 }, },
+ { &ops, LPC47M10X2_SP2, PNP_IO0 | PNP_IRQ0, { 0x7f8, 0 }, },
+ { &ops, LPC47M10X2_KBC, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_IRQ1, {
0x7ff, 0 }, { 0x7ff, 0x4}, },
+ { &ops, LPC47M10X2_RT, PNP_IO0, { 0x780, 0 }, },
+};
+
+/**********************************************************************************/
+/* PUBLIC
INTERFACE */
+/**********************************************************************************/
+
+//----------------------------------------------------------------------------------
+// Function: enable_dev
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Create device structures and allocate resources to
devices
+// specified in the pnp_dev_info array
(above).
+//
+static void enable_dev(device_t dev)
+{
+ pnp_enable_devices(dev, &pnp_ops,
+
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]),
+ pnp_dev_info);
+}
+
+//----------------------------------------------------------------------------------
+// Function: lpc47m10x_pnp_set_resources
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Configure the specified Super I/O device with the
resources
+// (I/O space, etc.) that have been
allocated for it.
+//
+void lpc47m10x_pnp_set_resources(device_t dev)
+{
+ pnp_enter_conf_state(dev);
+ pnp_set_resources(dev);
+ pnp_exit_conf_state(dev);
+}
+
+void lpc47m10x_pnp_enable_resources(device_t dev)
+{
+ pnp_enter_conf_state(dev);
+ pnp_enable_resources(dev);
+ pnp_exit_conf_state(dev);
+}
+
+void lpc47m10x_pnp_enable(device_t dev)
+{
+ pnp_enter_conf_state(dev);
+ pnp_set_logical_device(dev);
+
+ if(dev->enabled) {
+ pnp_set_enable(dev, 1);
+ }
+ else {
+ pnp_set_enable(dev, 0);
+ }
+ pnp_exit_conf_state(dev);
+}
+
+//----------------------------------------------------------------------------------
+// Function: lpc47m10x_init
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Initialize the specified Super I/O device.
+// Devices other than COM ports and the
keyboard controller are
+// ignored. For COM ports, we configure
the baud rate.
+//
+static void lpc47m10x_init(device_t dev)
+{
+ struct superio_smsc_lpc47m10x_config *conf = dev->chip_info;
+ struct resource *res0, *res1;
+
+ if (!dev->enabled)
+ return;
+
+ switch(dev->path.u.pnp.device) {
+ case LPC47M10X2_SP1:
+ res0 = find_resource(dev, PNP_IDX_IO0);
+ init_uart8250(res0->base, &conf->com1);
+ break;
+
+ case LPC47M10X2_SP2:
+ res0 = find_resource(dev, PNP_IDX_IO0);
+ init_uart8250(res0->base, &conf->com2);
+ break;
+
+ case LPC47M10X2_KBC:
+ res0 = find_resource(dev, PNP_IDX_IO0);
+ res1 = find_resource(dev, PNP_IDX_IO1);
+ init_pc_keyboard(res0->base, res1->base, &conf->keyboard);
+ break;
+ }
+}
+
+/**********************************************************************************/
+/* PRIVATE
FUNCTIONS */
+/**********************************************************************************/
+
+//----------------------------------------------------------------------------------
+// Function: pnp_enter_conf_state
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Enable access to the LPC47M10X2's configuration
registers.
+//
+static void pnp_enter_conf_state(device_t dev)
+{
+ outb(0x55, dev->path.u.pnp.port);
+}
+
+//----------------------------------------------------------------------------------
+// Function: pnp_exit_conf_state
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Disable access to the LPC47M10X2's configuration
registers.
+//
+static void pnp_exit_conf_state(device_t dev)
+{
+ outb(0xaa, dev->path.u.pnp.port);
+}
+
+#if 0
+//----------------------------------------------------------------------------------
+// Function: dump_pnp_device
+// Parameters: dev - pointer to structure describing a Super I/O
device
+// Return Value: None
+// Description: Print the values of all of the LPC47M10X2's
configuration registers.
+// NOTE: The LPC47M10X2 must be in
configuration mode when this
+// function is called.
+//
+static void dump_pnp_device(device_t dev)
+{
+ int register_index;
+ print_debug("\r\n");
+
+ for(register_index = 0; register_index <= LPC47M10X2_MAX_CONFIG_REGISTER;
register_index++) {
+ uint8_t register_value;
+
+ if ((register_index & 0x0f) == 0) {
+ print_debug_hex8(register_index);
+ print_debug_char(':');
+ }
+
+ // Skip over 'register' that would cause exit from
configuration mode
+ if (register_index == 0xaa)
+ register_value = 0xaa;
+ else
+ register_value = pnp_read_config(dev, register_index);
+
+ print_debug_char(' ');
+ print_debug_hex8(register_value);
+ if ((register_index & 0x0f) == 0x0f) {
+ print_debug("\r\n");
+ }
+ }
+
+ print_debug("\r\n");
+}
+#endif
--
linuxbios mailing list
[email protected]
http://www.openbios.org/mailman/listinfo/linuxbios
