[PATCH 3/4] ASoC: fsl_xcvr: Support reparent pll clocks for phy_clk

[Shengjiu Wang]

When there are 'pll8k' and 'pll11k' clock existing, the clock
source of 'phy_clk' can be changed for different sample rate
requirement.

Signed-off-by: Shengjiu Wang <shengjiu.w...@nxp.com>
---
 sound/soc/fsl/fsl_xcvr.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/sound/soc/fsl/fsl_xcvr.c b/sound/soc/fsl/fsl_xcvr.c
index c46f64557a7f..0ffa10e924ef 100644
--- a/sound/soc/fsl/fsl_xcvr.c
+++ b/sound/soc/fsl/fsl_xcvr.c
@@ -15,6 +15,7 @@
 #include <sound/pcm_params.h>
 
 #include "fsl_xcvr.h"
+#include "fsl_utils.h"
 #include "imx-pcm.h"
 
 #define FSL_XCVR_CAPDS_SIZE    256
@@ -33,6 +34,8 @@ struct fsl_xcvr {
        struct clk *pll_ipg_clk;
        struct clk *phy_clk;
        struct clk *spba_clk;
+       struct clk *pll8k_clk;
+       struct clk *pll11k_clk;
        struct reset_control *reset;
        u8 streams;
        u32 mode;
@@ -362,6 +365,8 @@ static int fsl_xcvr_en_aud_pll(struct fsl_xcvr *xcvr, u32 
freq)
 
        freq = xcvr->soc_data->spdif_only ? freq / 5 : freq;
        clk_disable_unprepare(xcvr->phy_clk);
+       fsl_asoc_reparent_pll_clocks(dev, xcvr->phy_clk,
+                                    xcvr->pll8k_clk, xcvr->pll11k_clk, freq);
        ret = clk_set_rate(xcvr->phy_clk, freq);
        if (ret < 0) {
                dev_err(dev, "Error while setting AUD PLL rate: %d\n", ret);
@@ -1287,6 +1292,9 @@ static int fsl_xcvr_probe(struct platform_device *pdev)
                return PTR_ERR(xcvr->pll_ipg_clk);
        }
 
+       fsl_asoc_get_pll_clocks(dev, &xcvr->pll8k_clk,
+                               &xcvr->pll11k_clk);
+
        xcvr->ram_addr = devm_platform_ioremap_resource_byname(pdev, "ram");
        if (IS_ERR(xcvr->ram_addr))
                return PTR_ERR(xcvr->ram_addr);
-- 
2.34.1