On Mon, Jul 13, 2009 at 9:31 PM, Grant Likely <grant.lik...@secretlab.ca>wrote:
> On Mon, Jul 13, 2009 at 9:39 AM, srikanth > krishnakar<skrishna...@gmail.com> wrote: > > > > > > On Mon, Jul 13, 2009 at 8:32 PM, Grant Likely <grant.lik...@secretlab.ca > > > > wrote: > >> > >> On Mon, Jul 13, 2009 at 1:16 AM, srikanth > >> krishnakar<skrishna...@gmail.com> wrote: > >> > Hi all, > >> > > >> > Kernel : Linux-2.6.29 > >> > Arch: Powerpc (ppc44x) > >> > Target: Xilinx ML507 Virtex5 > >> > > >> > I have an issue in "Reset System" of Xilinx ML507 target board. I am > >> > using > >> > Compact Flash to boot the target ( using system ACE file to boot the > >> > target), during the process reset or reboot command on the target, I > am > >> > not > >> > able to reboot the target completely, here is the snapshot: > >> > >> Where is your boot code located? In BRAM? or SDRAM? > > > > It is located in BRAM. > > > > Then most likely the process of booting modifies the initial data in > BRAM such that it will not be able to reboot the system. > > > How can I reboot the system, while resetting the FPGA core completely ? > > To reset and reconfigure the FPGA, you need to modify the systemace > driver to provide a system reset routine. See the systemace user > manual for details on how to do this. > > g. > > -- > Grant Likely, B.Sc., P.Eng. > Secret Lab Technologies Ltd. > Thank You very much. Will look into it. Regards Srikanth Krishnakar **********************
_______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev
