This moves iommu_table creation to the beginning. This is a mechanical
patch.

Signed-off-by: Alexey Kardashevskiy <a...@ozlabs.ru>
---
 arch/powerpc/platforms/powernv/pci-ioda.c | 31 +++++++++++++++++--------------
 drivers/vfio/vfio_iommu_spapr_tce.c       |  4 +++-
 2 files changed, 20 insertions(+), 15 deletions(-)

diff --git a/arch/powerpc/platforms/powernv/pci-ioda.c 
b/arch/powerpc/platforms/powernv/pci-ioda.c
index 6d279d5..ebfea0a 100644
--- a/arch/powerpc/platforms/powernv/pci-ioda.c
+++ b/arch/powerpc/platforms/powernv/pci-ioda.c
@@ -1393,27 +1393,31 @@ static void pnv_pci_ioda2_setup_dma_pe(struct pnv_phb 
*phb,
        addr = page_address(tce_mem);
        memset(addr, 0, tce_table_size);
 
+       /* Setup iommu */
+       pe->iommu.tables[0].it_iommu = &pe->iommu;
+
+       /* Setup linux iommu table */
+       tbl = &pe->iommu.tables[0];
+       pnv_pci_setup_iommu_table(tbl, addr, tce_table_size, 0,
+                       IOMMU_PAGE_SHIFT_4K);
+
+       tbl->it_ops = &pnv_ioda2_iommu_ops;
+       iommu_init_table(tbl, phb->hose->node);
+       pe->iommu.ops = &pnv_pci_ioda2_ops;
+
        /*
         * Map TCE table through TVT. The TVE index is the PE number
         * shifted by 1 bit for 32-bits DMA space.
         */
        rc = opal_pci_map_pe_dma_window(phb->opal_id, pe->pe_number,
-                                       pe->pe_number << 1, 1, __pa(addr),
-                                       tce_table_size, 0x1000);
+                       pe->pe_number << 1, 1, __pa(tbl->it_base),
+                       tbl->it_size << 3, 1ULL << tbl->it_page_shift);
        if (rc) {
                pe_err(pe, "Failed to configure 32-bit TCE table,"
                       " err %ld\n", rc);
                goto fail;
        }
 
-       /* Setup iommu */
-       pe->iommu.tables[0].it_iommu = &pe->iommu;
-
-       /* Setup linux iommu table */
-       tbl = &pe->iommu.tables[0];
-       pnv_pci_setup_iommu_table(tbl, addr, tce_table_size, 0,
-                       IOMMU_PAGE_SHIFT_4K);
-
        /* OPAL variant of PHB3 invalidated TCEs */
        swinvp = of_get_property(phb->hose->dn, "ibm,opal-tce-kill", NULL);
        if (swinvp) {
@@ -1427,14 +1431,13 @@ static void pnv_pci_ioda2_setup_dma_pe(struct pnv_phb 
*phb,
                                8);
                tbl->it_type |= (TCE_PCI_SWINV_CREATE | TCE_PCI_SWINV_FREE);
        }
-       tbl->it_ops = &pnv_ioda2_iommu_ops;
-       iommu_init_table(tbl, phb->hose->node);
-       pe->iommu.ops = &pnv_pci_ioda2_ops;
+
        iommu_register_group(&pe->iommu, phb->hose->global_number,
                        pe->pe_number);
 
        if (pe->pdev)
-               set_iommu_table_base_and_group(&pe->pdev->dev, tbl);
+               set_iommu_table_base_and_group(&pe->pdev->dev,
+                               &pe->iommu.tables[0]);
        else
                pnv_ioda_setup_bus_dma(pe, pe->pbus, true);
 
diff --git a/drivers/vfio/vfio_iommu_spapr_tce.c 
b/drivers/vfio/vfio_iommu_spapr_tce.c
index badb648..b5134b7 100644
--- a/drivers/vfio/vfio_iommu_spapr_tce.c
+++ b/drivers/vfio/vfio_iommu_spapr_tce.c
@@ -539,6 +539,7 @@ static long tce_iommu_build(struct tce_container *container,
        struct page *page;
        unsigned long hva, oldtce;
        enum dma_data_direction direction = tce_iommu_direction(tce);
+       bool do_put = false;
 
        for (i = 0; i < pages; ++i) {
                if (tce_preregistered(container))
@@ -565,7 +566,8 @@ static long tce_iommu_build(struct tce_container *container,
                oldtce = 0;
                ret = iommu_tce_xchg(tbl, entry + i, hva, &oldtce, direction);
                if (ret) {
-                       tce_iommu_unuse_page(container, hva);
+                       if (do_put)
+                               tce_iommu_unuse_page(container, hva);
                        pr_err("iommu_tce: %s failed ioba=%lx, tce=%lx, 
ret=%ld\n",
                                        __func__, entry << tbl->it_page_shift,
                                        tce, ret);
-- 
2.0.0

_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@lists.ozlabs.org
https://lists.ozlabs.org/listinfo/linuxppc-dev

Reply via email to