Author: gclayton
Date: Wed Mar 18 12:03:13 2015
New Revision: 232649
URL: http://llvm.org/viewvc/llvm-project?rev=232649&view=rev
Log:
Always add some fake threads with x86_64 registers no matter what the
architecture since this is just for testing that we can add new threads with
completely different registers contexts to a process.
Modified:
lldb/trunk/test/functionalities/plugins/python_os_plugin/operating_system.py
Modified:
lldb/trunk/test/functionalities/plugins/python_os_plugin/operating_system.py
URL:
http://llvm.org/viewvc/llvm-project/lldb/trunk/test/functionalities/plugins/python_os_plugin/operating_system.py?rev=232649&r1=232648&r2=232649&view=diff
==============================================================================
---
lldb/trunk/test/functionalities/plugins/python_os_plugin/operating_system.py
(original)
+++
lldb/trunk/test/functionalities/plugins/python_os_plugin/operating_system.py
Wed Mar 18 12:03:13 2015
@@ -59,34 +59,30 @@ class OperatingSystemPlugIn(object):
def get_register_info(self):
if self.registers == None:
self.registers = dict()
- triple = self.process.target.triple
- if triple:
- arch = triple.split('-')[0]
- if arch == 'x86_64':
- self.registers['sets'] = ['GPR', 'FPU', 'EXC']
- self.registers['registers'] = [
- { 'name':'rax' , 'bitsize' : 64, 'offset' :
0, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 0, 'dwarf' :
0},
- { 'name':'rbx' , 'bitsize' : 64, 'offset' :
8, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 3, 'dwarf' :
3},
- { 'name':'rcx' , 'bitsize' : 64, 'offset' :
16, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 2, 'dwarf'
: 2, 'generic':'arg4', 'alt-name':'arg4', },
- { 'name':'rdx' , 'bitsize' : 64, 'offset' :
24, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 1, 'dwarf'
: 1, 'generic':'arg3', 'alt-name':'arg3', },
- { 'name':'rdi' , 'bitsize' : 64, 'offset' :
32, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 5, 'dwarf'
: 5, 'generic':'arg1', 'alt-name':'arg1', },
- { 'name':'rsi' , 'bitsize' : 64, 'offset' :
40, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 4, 'dwarf'
: 4, 'generic':'arg2', 'alt-name':'arg2', },
- { 'name':'rbp' , 'bitsize' : 64, 'offset' :
48, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 6, 'dwarf'
: 6, 'generic':'fp' , 'alt-name':'fp', },
- { 'name':'rsp' , 'bitsize' : 64, 'offset' :
56, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 7, 'dwarf'
: 7, 'generic':'sp' , 'alt-name':'sp', },
- { 'name':'r8' , 'bitsize' : 64, 'offset' :
64, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 8, 'dwarf'
: 8, 'generic':'arg5', 'alt-name':'arg5', },
- { 'name':'r9' , 'bitsize' : 64, 'offset' :
72, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 9, 'dwarf'
: 9, 'generic':'arg6', 'alt-name':'arg6', },
- { 'name':'r10' , 'bitsize' : 64, 'offset' :
80, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 10, 'dwarf'
: 10},
- { 'name':'r11' , 'bitsize' : 64, 'offset' :
88, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 11, 'dwarf'
: 11},
- { 'name':'r12' , 'bitsize' : 64, 'offset' :
96, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 12, 'dwarf'
: 12},
- { 'name':'r13' , 'bitsize' : 64, 'offset' :
104, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 13,
'dwarf' : 13},
- { 'name':'r14' , 'bitsize' : 64, 'offset' :
112, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 14,
'dwarf' : 14},
- { 'name':'r15' , 'bitsize' : 64, 'offset' :
120, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 15,
'dwarf' : 15},
- { 'name':'rip' , 'bitsize' : 64, 'offset' :
128, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 16,
'dwarf' : 16, 'generic':'pc', 'alt-name':'pc' },
- { 'name':'rflags' , 'bitsize' : 64, 'offset' :
136, 'encoding':'uint' , 'format':'hex' , 'set': 0, 'generic':'flags',
'alt-name':'flags' },
- { 'name':'cs' , 'bitsize' : 64, 'offset' :
144, 'encoding':'uint' , 'format':'hex' , 'set': 0
},
- { 'name':'fs' , 'bitsize' : 64, 'offset' :
152, 'encoding':'uint' , 'format':'hex' , 'set': 0
},
- { 'name':'gs' , 'bitsize' : 64, 'offset' :
160, 'encoding':'uint' , 'format':'hex' , 'set': 0
},
- ]
+ self.registers['sets'] = ['GPR']
+ self.registers['registers'] = [
+ { 'name':'rax' , 'bitsize' : 64, 'offset' : 0,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 0, 'dwarf' : 0},
+ { 'name':'rbx' , 'bitsize' : 64, 'offset' : 8,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 3, 'dwarf' : 3},
+ { 'name':'rcx' , 'bitsize' : 64, 'offset' : 16,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 2, 'dwarf' : 2,
'generic':'arg4', 'alt-name':'arg4', },
+ { 'name':'rdx' , 'bitsize' : 64, 'offset' : 24,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 1, 'dwarf' : 1,
'generic':'arg3', 'alt-name':'arg3', },
+ { 'name':'rdi' , 'bitsize' : 64, 'offset' : 32,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 5, 'dwarf' : 5,
'generic':'arg1', 'alt-name':'arg1', },
+ { 'name':'rsi' , 'bitsize' : 64, 'offset' : 40,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 4, 'dwarf' : 4,
'generic':'arg2', 'alt-name':'arg2', },
+ { 'name':'rbp' , 'bitsize' : 64, 'offset' : 48,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 6, 'dwarf' : 6,
'generic':'fp' , 'alt-name':'fp', },
+ { 'name':'rsp' , 'bitsize' : 64, 'offset' : 56,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 7, 'dwarf' : 7,
'generic':'sp' , 'alt-name':'sp', },
+ { 'name':'r8' , 'bitsize' : 64, 'offset' : 64,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 8, 'dwarf' : 8,
'generic':'arg5', 'alt-name':'arg5', },
+ { 'name':'r9' , 'bitsize' : 64, 'offset' : 72,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 9, 'dwarf' : 9,
'generic':'arg6', 'alt-name':'arg6', },
+ { 'name':'r10' , 'bitsize' : 64, 'offset' : 80,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 10, 'dwarf' :
10},
+ { 'name':'r11' , 'bitsize' : 64, 'offset' : 88,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 11, 'dwarf' :
11},
+ { 'name':'r12' , 'bitsize' : 64, 'offset' : 96,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 12, 'dwarf' :
12},
+ { 'name':'r13' , 'bitsize' : 64, 'offset' : 104,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 13, 'dwarf' :
13},
+ { 'name':'r14' , 'bitsize' : 64, 'offset' : 112,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 14, 'dwarf' :
14},
+ { 'name':'r15' , 'bitsize' : 64, 'offset' : 120,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 15, 'dwarf' :
15},
+ { 'name':'rip' , 'bitsize' : 64, 'offset' : 128,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'gcc' : 16, 'dwarf' :
16, 'generic':'pc', 'alt-name':'pc' },
+ { 'name':'rflags' , 'bitsize' : 64, 'offset' : 136,
'encoding':'uint' , 'format':'hex' , 'set': 0, 'generic':'flags',
'alt-name':'flags' },
+ { 'name':'cs' , 'bitsize' : 64, 'offset' : 144,
'encoding':'uint' , 'format':'hex' , 'set': 0
},
+ { 'name':'fs' , 'bitsize' : 64, 'offset' : 152,
'encoding':'uint' , 'format':'hex' , 'set': 0
},
+ { 'name':'gs' , 'bitsize' : 64, 'offset' : 160,
'encoding':'uint' , 'format':'hex' , 'set': 0
},
+ ]
return self.registers
def get_register_data(self, tid):
_______________________________________________
lldb-commits mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/lldb-commits
