[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split <2 x T> vector types for atomic load (PR #120640)

[via llvm-branch-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. 
:warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 36161dfc06ed32668b4b2812fd5943f703cfddb6 
3be4fa05ccaa6b9a2485445211723ef5a4b47964 --extensions h,cpp -- 
llvm/include/llvm/CodeGen/SelectionDAG.h 
llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h 
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp 
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp 
llvm/lib/CodeGen/SelectionDAG/SelectionDAGAddressAnalysis.cpp 
llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp 
llvm/lib/Target/X86/X86ISelLowering.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGAddressAnalysis.cpp 
b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGAddressAnalysis.cpp
index a19af64a79..d09bc81d50 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGAddressAnalysis.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGAddressAnalysis.cpp
@@ -195,8 +195,7 @@ bool BaseIndexOffset::contains(const SelectionDAG &DAG, 
int64_t BitSize,
 }
 
 template <typename T>
-static BaseIndexOffset matchSDNode(const T *N,
-                                   const SelectionDAG &DAG) {
+static BaseIndexOffset matchSDNode(const T *N, const SelectionDAG &DAG) {
   SDValue Ptr = N->getBasePtr();
 
   // (((B + I*M) + c)) + c ...
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp 
b/llvm/lib/Target/X86/X86ISelLowering.cpp
index d9fbc48ed2..c8499866ad 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -7120,7 +7120,7 @@ static SDValue EltsFromConsecutiveLoads(EVT VT, 
ArrayRef<SDValue> Elts,
   APInt ZeroMask = APInt::getZero(NumElems);
   APInt UndefMask = APInt::getZero(NumElems);
 
-  SmallVector<T*, 8> Loads(NumElems, nullptr);
+  SmallVector<T *, 8> Loads(NumElems, nullptr);
   SmallVector<int64_t, 8> ByteOffsets(NumElems, 0);
 
   // For each element in the initializer, see if we've found a load, zero or an
@@ -7284,7 +7284,7 @@ static SDValue EltsFromConsecutiveLoads(EVT VT, 
ArrayRef<SDValue> Elts,
           EVT::getVectorVT(*DAG.getContext(), VT.getScalarType(), 
HalfNumElems);
       SDValue HalfLD =
           EltsFromConsecutiveLoads<T>(HalfVT, Elts.drop_back(HalfNumElems), DL,
-                                   DAG, Subtarget, IsAfterLegalize);
+                                      DAG, Subtarget, IsAfterLegalize);
       if (HalfLD)
         return DAG.getNode(ISD::INSERT_SUBVECTOR, DL, VT, DAG.getUNDEF(VT),
                            HalfLD, DAG.getIntPtrConstant(0, DL));
@@ -7402,7 +7402,7 @@ static SDValue combineToConsecutiveLoads(EVT VT, SDValue 
Op, const SDLoc &DL,
   }
   assert(Elts.size() == VT.getVectorNumElements());
   return EltsFromConsecutiveLoads<LoadSDNode>(VT, Elts, DL, DAG, Subtarget,
-                                  IsAfterLegalize);
+                                              IsAfterLegalize);
 }
 
 static Constant *getConstantVector(MVT VT, ArrayRef<APInt> Bits,
@@ -9255,11 +9255,11 @@ X86TargetLowering::LowerBUILD_VECTOR(SDValue Op, 
SelectionDAG &DAG) const {
   // See if we can use a vector load to get all of the elements.
   {
     SmallVector<SDValue, 64> Ops(Op->op_begin(), Op->op_begin() + NumElems);
-    if (SDValue LD =
-            EltsFromConsecutiveLoads<LoadSDNode>(VT, Ops, dl, DAG, Subtarget, 
false)) {
+    if (SDValue LD = EltsFromConsecutiveLoads<LoadSDNode>(VT, Ops, dl, DAG,
+                                                          Subtarget, false)) {
       return LD;
-    } else if (SDValue LD =
-            EltsFromConsecutiveLoads<AtomicSDNode>(VT, Ops, dl, DAG, 
Subtarget, false)) {
+    } else if (SDValue LD = EltsFromConsecutiveLoads<AtomicSDNode>(
+                   VT, Ops, dl, DAG, Subtarget, false)) {
       return LD;
     }
   }
@@ -57946,8 +57946,8 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, 
MVT VT,
     if (TLI->allowsMemoryAccess(Ctx, DAG.getDataLayout(), VT,
                                 *FirstLd->getMemOperand(), &Fast) &&
         Fast) {
-      if (SDValue Ld =
-              EltsFromConsecutiveLoads<LoadSDNode>(VT, Ops, DL, DAG, 
Subtarget, false))
+      if (SDValue Ld = EltsFromConsecutiveLoads<LoadSDNode>(VT, Ops, DL, DAG,
+                                                            Subtarget, false))
         return Ld;
     }
   }

``````````

</details>


https://github.com/llvm/llvm-project/pull/120640
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits