================
@@ -272,30 +272,10 @@ class NativeRegisterContextLinux_arm64
void *GetPOEBuffer() { return &m_poe_regs; }
- size_t GetSVEHeaderSize() { return sizeof(m_sve_header); }
-
- size_t GetPACMaskSize() { return sizeof(m_pac_mask); }
-
- size_t GetSVEBufferSize() { return m_sve_ptrace_payload.size(); }
-
void *GetZABuffer() { return m_za_ptrace_payload.data(); };
- size_t GetZABufferSize() { return m_za_ptrace_payload.size(); }
-
- size_t GetMTEControlSize() { return sizeof(m_mte_ctrl_reg); }
-
- size_t GetTLSBufferSize() { return m_tls_size; }
-
size_t GetSMEPseudoBufferSize() { return sizeof(m_sme_pseudo_regs); }
----------------
DavidSpickett wrote:
SME pseudo registers are unusual. They are generated from the ZA header. I
don't want to include them now as it'll break the pattern I'm establishing.
At the end of this refactor I'll see if I can integrate them.
https://github.com/llvm/llvm-project/pull/213976
_______________________________________________
llvm-branch-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
