[llvm-branch-commits] [llvm] [MIR][AMDGPU] Serialize register allocation anti-hints (PR #218073)

[Matt Arsenault via llvm-branch-commits]

================
@@ -772,6 +772,23 @@ bool 
MIRParserImpl::parseRegisterInfo(PerFunctionMIParsingState &PFS,
                          FlagStringValue.Value + "'");
       Info.Flags |= FlagValue;
     }
+    if (!VReg.AntiHints.empty() && Info.Kind != VRegInfo::NORMAL)
+      return error(VReg.AntiHints.front().SourceRange.Start,
+                   Twine("anti-hints can only be set for normal vregs"));
----------------
arsenm wrote:

Don't need this twine 

https://github.com/llvm/llvm-project/pull/218073
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits