https://bugs.llvm.org/show_bug.cgi?id=48881
Bug ID: 48881
Summary: [AMDGPU][MC][GFX10] Incorrect NSA error position
Product: libraries
Version: trunk
Hardware: PC
OS: All
Status: NEW
Severity: enhancement
Priority: P
Component: Backend: AMDGPU
Assignee: unassignedb...@nondot.org
Reporter: dpreobrazhen...@luxoft.com
CC: llvm-bugs@lists.llvm.org
Missing register in NSA list results in incorrect error position.
For example, assembling an instruction
image_load_mip v[253:255], [, v254], s[0:7] dmask:0xe dim:1D
results in the following error message:
error: failed parsing operand
image_load_mip v[253:255], [, v254], s[0:7] dmask:0xe dim:1D
^
--
You are receiving this mail because:
You are on the CC list for the bug._______________________________________________
llvm-bugs mailing list
llvm-bugs@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs
