| Issue |
61621
|
| Summary |
[AMDGPU] Disassembling 16bit VOP1/2/C instructions fails
|
| Labels |
|
| Assignees |
|
| Reporter |
DadSchoorse
|
LLVM version: 3a3ad9fe1811ebd7ff865b77f471d155d9a05ec8
Example input: `6a040381` which should be `v_mul_f16_e32 v2, v1, v1, opsel: [1, 0, 0, 0]`
Current output: `v_mul_f16_e32 v2, v129/*Invalid register, operand has 'VS_32_Lo128' register class*/, v1 ; Error: VGPR_32_Lo128: unknown register 145 ; 6a040381`
![]()
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs
