Issue 124099
Summary AMDGPU fails to fold out useless half of 64-bit or
Labels backend:AMDGPU, missed-optimization
Assignees
Reporter arsenm
    In some tests I see this pattern appear:

```
        t334: v2i32 = BUILD_VECTOR Constant:i32<0>, t258
      t335: i64 = bitcast t334
    t188: i64 = or # D:1 t342, t335
```

We should be able to do a 32-bit or and drop the operation on the 0 bits. The same applies for other identity value elements, like -1 with and. This is similar to 09583dec15c5100fd5f26f81a1b011bce3f9b21f, except it's a variable case (and for or, instead of add/sub)
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs

Reply via email to