Issue 134607
Summary [X86] X86FixupVectorConstants generates SSE2 instructions on SSE1 targets
Labels backend:X86
Assignees
Reporter RKSimon
    As detailed here: #134547

```
define void @store_v2f32_constant(ptr %v) {
 store <2 x float> <float 2.560000e+02, float 5.120000e+02>, ptr %v, align 4
 ret void
}
```

X86FixupVectorConstants will attempt to load the v2f32 using a MOVSD load, which is only available on SSE2+ targets
_______________________________________________
llvm-bugs mailing list
llvm-bugs@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs

Reply via email to