Issue 139168
Summary [RISCV] RISCVInstrInfo::insertIndirectBranch uses X27 without checking for RV32E/RV64E.
Labels new issue
Assignees
Reporter topperc
    RISCVInstrInfo::insertIndirectBranch hardcodes X27, but this isn't a valid register for RV32E/RV64E.
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs

Reply via email to