| Issue |
183350
|
| Summary |
[DAG] isKnownToBeAPowerOfTwo - add ISD::VECTOR_SHUFFLE handling
|
| Labels |
good first issue,
llvm:SelectionDAG
|
| Assignees |
|
| Reporter |
RKSimon
|
Similar to computeKnownBits implementation - use getShuffleDemandedElts to get the LHS/RHS operand demanded elts and check that they are both either undemanded or passes a isKnownToBeAPowerOfTwo test.
These should be done with regular lit tests if at all possible instead of unit tests.
![]()
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs
