http://llvm.org/bugs/show_bug.cgi?id=3898
Summary: Incomplete breakdown of soft-float vectors
Product: libraries
Version: trunk
Platform: All
OS/Version: All
Status: NEW
Keywords: compile-fail
Severity: normal
Priority: P2
Component: Common Code Generator Code
AssignedTo: [email protected]
ReportedBy: [email protected]
CC: [email protected]
Created an attachment (id=2768)
--> (http://llvm.org/bugs/attachment.cgi?id=2768)
Test case for XCore backend
On a target with soft-float and only i32 registers, a <2 x double> vector is
legalized as follows:
v2f64 -> 2 x i64 -> 4 x i32
TargetLowering::getVectorTypeBreakdown() misses the last step, and a
FORMAL_ARGUMENTS node with two illegal i64 parameters is created. This triggers
an assert in XCoreTargetLowering::LowerCCCArguments()
I believe this bug only affects the XCore backend, but it is not a bug /in/ the
XCore backend. I found it while writing a new Blackfin backend.
--
Configure bugmail: http://llvm.org/bugs/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.
_______________________________________________
LLVMbugs mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/llvmbugs
