http://llvm.org/bugs/show_bug.cgi?id=18316
Hal Finkel <[email protected]> changed: What |Removed |Added ---------------------------------------------------------------------------- Status|NEW |RESOLVED Resolution|--- |FIXED --- Comment #13 from Hal Finkel <[email protected]> --- The ADDIS is coming from the regular add pattern: ISEL: Starting pattern match on root node: 0x70b7480: i32 = add 0x70b4430, 0x70b2c70 [ORD=29] [ID=66] ... Morphed node: 0x70b7480: i32 = ADDIS 0x70b4430, 0x70b2170 [ORD=29] which was: 0x70b4430: i32 = PPCISD::GlobalBaseReg [ORD=29] 0x70b2c70: i32 = PPCISD::Hi 0x70b2170, 0x70b4030 [ORD=29] 0x70b7480: i32 = add 0x70b4430, 0x70b2c70 [ORD=29] If we make sure to allocate the global base register from the non-r0 register class, then this problem goes away ;) -- r203054. -- You are receiving this mail because: You are on the CC list for the bug.
_______________________________________________ LLVMbugs mailing list [email protected] http://lists.cs.uiuc.edu/mailman/listinfo/llvmbugs
