http://llvm.org/bugs/show_bug.cgi?id=21015
Bug ID: 21015
Summary: Wrong disassembling for SWC2 & SWC3
Product: new-bugs
Version: trunk
Hardware: PC
OS: All
Status: NEW
Severity: normal
Priority: P
Component: new bugs
Assignee: [email protected]
Reporter: [email protected]
CC: [email protected]
Classification: Unclassified
There are 2 bugs with SWC2 & SWC3
(1) SWC2 seems to be wrongly handled: the disassembling disagree with
assembling on first operand ($0 vs $f0)
$ echo "swc2 \$0, 0(\$zero)"|./Release+Asserts/bin/llvm-mc -assemble -arch=mips
-show-encoding
.text
swc2 $0, 0($zero) # encoding: [0xe8,0x00,0x00,0x00]
$ echo "0xe8,0x00,0x00,0x00" | ./Release+Asserts/bin/llvm-mc -disassemble
-arch=mips -show-encoding
.text
swc2 $f0, 0($zero) # encoding: [0xe8,0x00,0x00,0x00]
(2) Meanwhile, SWC3 can be assembled, but cannot be disassembled
$ echo "swc3 \$0, 0(\$zero)"|./Release+Asserts/bin/llvm-mc -assemble -arch=mips
-show-encoding
.text
swc3 $0, 0($zero) # encoding: [0xec,0x00,0x00,0x00]
$ echo "0xec,0x00,0x00,0x00" | ./Release+Asserts/bin/llvm-mc -disassemble
-arch=mips -show-encoding
.text
<stdin>:1:1: warning: invalid instruction encoding
0xec,0x00,0x00,0x00
--
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
LLVMbugs mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/llvmbugs
