Hi,

This is bamvor from Huawei OS team. We test ILP32 support through
LTP testcases for both little endian and big endian. There are some
failures we thought they should be fixed in glibc level, so, here they are.

Hope these series of patch could help other people who is interested
in ILP32 in aarch64. We will send another series in LTP mailing list about
LTP relative patches.

These work is base on Andrew's ilp32 patch [ilp32 v3 patch]
[ilp32_glibc_patch].

The test of build is based on the toolchain built by linaro ABE environment
[linaro_abe].

[ilp32 v3 patch] (https://lkml.org/lkml/2014/9/3/704)
[ilp32_glibc_patch] (https://sourceware.org/ml/libc-alpha/2014-10/msg00596.html)
[linaro_abe] (https://wiki.linaro.org/ABE)

Yang Yingliang (3):
  ARM64: ILP32: change register x1 to PTR_REG
  ARM64: ILP32: use __fsword_t in generic/bits/statfs.h
  ARM64: ILP32: change register x##R to PTR_REG (R)

 sysdeps/aarch64/sysdep.h                      |  2 +-
 sysdeps/unix/sysv/linux/aarch64/sysdep.h      |  2 +-
 sysdeps/unix/sysv/linux/generic/bits/statfs.h | 24 ++++++++++++------------
 3 files changed, 14 insertions(+), 14 deletions(-)

-- 
1.8.4.5


------------------------------------------------------------------------------
Dive into the World of Parallel Programming The Go Parallel Website, sponsored
by Intel and developed in partnership with Slashdot Media, is your hub for all
things parallel software development, from weekly thought leadership blogs to
news, videos, case studies, tutorials and more. Take a look and join the 
conversation now. http://goparallel.sourceforge.net/
_______________________________________________
Ltp-list mailing list
Ltp-list@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/ltp-list

Reply via email to