Hello,
are you paying attention to the fact that Cortex-M7 such as the SAM E70
devices usually sport data caches which don't get invalidated
automatically when the mac-dma units transfer data to memory?
Michael
Am 24.11.2016 um 14:11 schrieb Noam Weissman:
So it’s a low level issue, driver, Porting etc...
-----Original Message-----
From: lwip-users [mailto:[email protected]] On
Behalf Of mgirke
Sent: Thursday, November 24, 2016 11:32 AM
To: [email protected]
Subject: Re: [lwip-users] Recv UDP Problem
Hi,
I am having a NETCONN API, no RAW. One task for sending and one for receiving.
I added the taskDelay but doesn´t help. Mem and pbuf should be fine. The
packages definitely go in the wire. Sending data every 20ms works fine.
Receiving messages come around every second. Only appr. every 10 package gets
received.
The thing is, the same code works on the M4 controller.
--
View this message in context:
http://lwip.100.n7.nabble.com/Recv-UDP-Problem-tp27826p27868.html
Sent from the lwip-users mailing list archive at Nabble.com.
_______________________________________________
lwip-users mailing list
[email protected]
https://lists.nongnu.org/mailman/listinfo/lwip-users
_______________________________________________
lwip-users mailing list
[email protected]
https://lists.nongnu.org/mailman/listinfo/lwip-users
_______________________________________________
lwip-users mailing list
[email protected]
https://lists.nongnu.org/mailman/listinfo/lwip-users
