Module: Mesa
Branch: master
Commit: acc5bdf8870e0c47c00028f9f5502de036e79d3d
URL:    
http://cgit.freedesktop.org/mesa/mesa/commit/?id=acc5bdf8870e0c47c00028f9f5502de036e79d3d

Author: Marek Olšák <[email protected]>
Date:   Fri Mar 20 17:30:33 2020 -0400

radeonsi/gfx10: fix ds.ordered.add intrinsic for compute-based culling

Acked-by: Pierre-Eric Pelloux-Prayer <[email protected]>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4269>

---

 src/gallium/drivers/radeonsi/si_compute_prim_discard.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/src/gallium/drivers/radeonsi/si_compute_prim_discard.c 
b/src/gallium/drivers/radeonsi/si_compute_prim_discard.c
index ec95ec1214f..7bd14446580 100644
--- a/src/gallium/drivers/radeonsi/si_compute_prim_discard.c
+++ b/src/gallium/drivers/radeonsi/si_compute_prim_discard.c
@@ -240,6 +240,9 @@ si_build_ds_ordered_op(struct si_shader_context *ctx, const 
char *opcode,
                       LLVMValueRef m0, LLVMValueRef value, unsigned 
ordered_count_index,
                       bool release, bool done)
 {
+       if (ctx->screen->info.chip_class >= GFX10)
+               ordered_count_index |= 1 << 24; /* number of dwords == 1 */
+
        LLVMValueRef args[] = {
                LLVMBuildIntToPtr(ctx->ac.builder, m0,
                                  LLVMPointerType(ctx->ac.i32, 
AC_ADDR_SPACE_GDS), ""),

_______________________________________________
mesa-commit mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/mesa-commit

Reply via email to