Hello Alex, Thanks for the patch. We have looked at it and it looks accurate. It has been sent to the clock driver developer for his comments and to integrate into the code-base.
Best regards, -Mahesh -----Original Message----- From: Alexander Smirnov [mailto:[email protected]] Sent: Tuesday, June 04, 2013 7:44 AM To: Otavio Salvador Cc: Estevam Fabio-R49496; Mahadevan Mahesh-R9AADQ; [email protected] Subject: Re: [meta-freescale] [PATCH] arm/mach-mx6: fix pll4 set_rate callback Hi Folks, > There is single method to set clock-rate for both audio and video pll-s > in i.MX6q clock system implementation. That's possible due to they have > similar set of registers with a different bases. But there is also one > common register: CCM_ANALOG_MISC2, which contains post-dividers. > > In current implementation, independently of whether audio or video clock > is going to be set, the mask 0xc0000000 is applied to MISC2 register. > This means, that if the audio clock rate is changed, the video clock > post-dividers possibly will be corrupted. > > This patch fixes the issue described above. > > Signed-off-by: Alexander Smirnov <[email protected] > <mailto:[email protected]>> > > > I am adding Fabio and Mahesh in Cc so they can take a look in this patch has anybody looked at the patch I sent? I also have a couple of fixes for imx audio, can I send them here? With best regards, Alex > > Regards, > > -- > Otavio Salvador O.S. Systems > http://www.ossystems.com.br http://projetos.ossystems.com.br > Mobile: +55 (53) 9981-7854 Mobile: +1 (347) 903-9750 _______________________________________________ meta-freescale mailing list [email protected] https://lists.yoctoproject.org/listinfo/meta-freescale
