Hello,

Seems we are overwriting BIF_PARTITION_ATTR in Xilinx-bootbin recipe for zynqmp

BIF_PARTITION_ATTR_zynqmp = "${@'fsbl pmu atf dtb u-boot' if 
d.getVar('FPGA_MNGR_RECONFIG_ENABLE') == '1' else 'fsbl bitstream pmu atf dtb 
u-boot'}"

Ive sent a patch for that but in the meantime you can add your new partition 
there in the zynqmp override

Thanks,
Jaewon

From: <[email protected]> on behalf of "Martin Hollingsworth 
via lists.yoctoproject.org" 
<[email protected]>
Reply-To: "[email protected]" 
<[email protected]>
Date: Friday, September 4, 2020 at 5:18 AM
To: "[email protected]" <[email protected]>
Subject: [meta-xilinx] xilinx-bootbin include r5 firmware

Hello community,
I want to add the r5 firmware deployment into the boot.bin file for the zcu104 
board using the xilinx-bootbin recipe. However I cannot figure out how to set 
the BIF variables correctly to add r5 to the generated bootgen.bif.

I add to my local.conf:
- The complete content of 
meta-xilinx-tools/recipes-bsp/bootbin/machine-xilinx-zynqmp.inc
- Replace the line with:
BIF_PARTITION_ATTR = "pmu fsbl bitstream atf dtb u-boot rpu"
- Add configuration for [rpu]
BIF_PARTITION_ATTR[rpu]="destination_cpu=r5-0"
BIF_PARTITION_IMAGE[rpu]="${DEPLOY_DIR_IMAGE}/rpu-firmware-${MACHINE}.elf"
BIF_PARTITION_DEPENDS[rpu] = "rpu-firmware"
- Add install for bootbin
IMAGE_INSTALL_append = " xilinx-bootbin"

However, the generated bootgen.bif never contains a line for the r5 processor 
(everything else in the file is correct). Hence the boot.bin never deploys to 
R5 at startup.

Can anyone provide a sample configuration where this work as intended in the 
README.md of the layer?

Thanks and regards,
Martin
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.

View/Reply Online (#4749): 
https://lists.yoctoproject.org/g/meta-xilinx/message/4749
Mute This Topic: https://lists.yoctoproject.org/mt/76628219/21656
Group Owner: [email protected]
Unsubscribe: https://lists.yoctoproject.org/g/meta-xilinx/unsub  
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-

Reply via email to