Hi there,
I'd like to know once and for all what the exact meaning of the IE bits of
registers #0 and #1 is. As Laurens pointed out some days ago bit #5 (IE0) of
regiter #1 is the enable bit for the vertical blank interrupt (ie the VDP
reaching line 212). So what's IE0 (vertical retrace enable) for then?
Here's the second one: if I use interrupt mode 2 what are the contents of
the lsb that forms (with register I being the msb) the address whose contents
point to the actual interrupt routine? It's supposed to be the contents of the
data bus at the moment of the interrupt being acknowledged. It used to be #FF on
the Spectrum, what about the MSX?
Thank you all
Jorge
****
MSX Mailinglist. To unsubscribe, send an email to [EMAIL PROTECTED] and put
in the body (not subject) "unsubscribe msx [EMAIL PROTECTED]" (without the
quotes :-) Problems? contact [EMAIL PROTECTED] (www.stack.nl/~wiebe/mailinglist/)
****
