From: Gal Pressman <g...@mellanox.com>

Add capability bit in MCAM register and counters to MPCNT register.

Signed-off-by: Gal Pressman <g...@mellanox.com>
Signed-off-by: Saeed Mahameed <sae...@mellanox.com>
---
 include/linux/mlx5/mlx5_ifc.h | 17 ++++++++++++++---
 1 file changed, 14 insertions(+), 3 deletions(-)

diff --git a/include/linux/mlx5/mlx5_ifc.h b/include/linux/mlx5/mlx5_ifc.h
index c99daffc3c3c..ba533b39c885 100644
--- a/include/linux/mlx5/mlx5_ifc.h
+++ b/include/linux/mlx5/mlx5_ifc.h
@@ -1854,7 +1854,17 @@ struct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits {
 
        u8         crc_error_tlp[0x20];
 
-       u8         reserved_at_140[0x680];
+       u8         reserved_at_140[0x40];
+
+       u8         outbound_stalled_reads[0x20];
+
+       u8         outbound_stalled_writes[0x20];
+
+       u8         outbound_stalled_reads_events[0x20];
+
+       u8         outbound_stalled_writes_events[0x20];
+
+       u8         reserved_at_200[0x5c0];
 };
 
 struct mlx5_ifc_cmd_inter_comp_event_bits {
@@ -7744,8 +7754,9 @@ struct mlx5_ifc_pcam_reg_bits {
 };
 
 struct mlx5_ifc_mcam_enhanced_features_bits {
-       u8         reserved_at_0[0x7d];
-
+       u8         reserved_at_0[0x7b];
+       u8         pcie_outbound_stalled[0x1];
+       u8         reserved_at_7c[0x1];
        u8         mtpps_enh_out_per_adj[0x1];
        u8         mtpps_fs[0x1];
        u8         pcie_performance_group[0x1];
-- 
2.13.0

Reply via email to