On Mon, Jun 19, 2006 at 06:53:34PM -0400, Timothy Miller wrote:
>
> I can give you a simulation model of a DDR flipflop, but I don't know
> how they work at the gate level. Perhaps there are two edge-triggered
> flipflops with some multiplexing on the output.
That's how I did it in VHDL.
_______________________________________________
Open-graphics mailing list
[email protected]
http://lists.duskglow.com/mailman/listinfo/open-graphics
List service provided by Duskglow Consulting, LLC (www.duskglow.com)
