Signed-off-by: Trevor Gamblin <[email protected]>
---
meta/conf/machine/include/riscv/tune-riscv.inc | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/meta/conf/machine/include/riscv/tune-riscv.inc
b/meta/conf/machine/include/riscv/tune-riscv.inc
index b31d903172..76c7dad713 100644
--- a/meta/conf/machine/include/riscv/tune-riscv.inc
+++ b/meta/conf/machine/include/riscv/tune-riscv.inc
@@ -15,7 +15,8 @@ RISCV_PKGARCH_RVA22 = "rva22u64_zifencei"
# (they lack the 'v' extension) but rva23 is, so split it out for
comprehension.
RISCV_PKGARCH_GCV = "riscv64imafdcv_zicsr_zifencei"
-# Linux kernel requires it, so add it on top of the profile's extensions.
+# zifencei isn't a mandatory extension in these profiles, but the Linux
+# kernel requires it, so add it on top of the profile's extensions.
TUNE_FEATURES:tune-rva20u64 := "${@oe.tune.riscv_isa_to_tune("rva20u64")}
zifencei"
PACKAGE_EXTRA_ARCHS:tune-rva20u64 = "${RISCV_PKGARCH_GC} ${TUNE_RISCV_PKGARCH}"
--
2.55.0
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#246997):
https://lists.openembedded.org/g/openembedded-core/message/246997
Mute This Topic: https://lists.openembedded.org/mt/121511804/21656
Group Owner: [email protected]
Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-
