As a bunch of other assignments did, let this cover all riscv32 architectures,
not just qemuriscv32.

Signed-off-by: He Zhe <zhe...@windriver.com>
---
 meta/recipes-kernel/lttng/lttng-platforms.inc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/meta/recipes-kernel/lttng/lttng-platforms.inc 
b/meta/recipes-kernel/lttng/lttng-platforms.inc
index 98b13b194c..900e36df82 100644
--- a/meta/recipes-kernel/lttng/lttng-platforms.inc
+++ b/meta/recipes-kernel/lttng/lttng-platforms.inc
@@ -18,4 +18,4 @@ COMPATIBLE_HOST:arc:pn-lttng-ust = "null"
 # Whether the platform supports lttng-tools
 # lttng-tools requires SYS_ppoll and SYS_pselect6 which are not supported on 
riscv32.
 # It's also turned off for riscv32 in meta-riscv. See 
https://github.com/riscv/meta-riscv/blob/master/conf/layer.conf
-COMPATIBLE_HOST:qemuriscv32:pn-lttng-tools = "null"
+COMPATIBLE_HOST:riscv32:pn-lttng-tools = "null"
-- 
2.25.1

-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#171084): 
https://lists.openembedded.org/g/openembedded-core/message/171084
Mute This Topic: https://lists.openembedded.org/mt/93943079/21656
Group Owner: openembedded-core+ow...@lists.openembedded.org
Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub 
[arch...@mail-archive.com]
-=-=-=-=-=-=-=-=-=-=-=-

Reply via email to