On Mon Jul 20, 2026 at 2:46 PM CEST, Gustavo Henrique Nihei wrote:
> SRC_URI_RISCV clears every RISC-V ISA extension via
> u-boot-riscv-isa_clear.cfg, then conditionally re-adds a fragment per
> TUNE_FEATURES bit: a, f, d, b/zbb, zicbom. There is no line for c, even
> though u-boot-riscv-isa_c.cfg (CONFIG_RISCV_ISA_C=y) already ships in
> the recipe. So for any tune with c in TUNE_FEATURES (e.g. the default
> rv64gc/rv32gc tunes), compressed instructions stay disabled after the
> clear fragment runs, and .config ends up with:
>
> # CONFIG_RISCV_ISA_C is not set
>
> Building without RVC noticeably inflates .text: on qemuriscv64
> (tune-riscv64, rv64gc), the resulting u-boot binary is 1312625 bytes of
> .text without the fix vs 1082853 bytes with CONFIG_RISCV_ISA_C=y
> correctly set, 229772 bytes (17.5%) smaller. On size-constrained
> RISC-V SPL targets this .text growth can make the SPL .bss VMA overlap
> the .text VMA and fail the link.
>
> Add the missing "c" mapping line, mirroring the existing per-extension
> entries (a, f, d, b/zbb, zicbom) already present in SRC_URI_RISCV.
>
> Tested on oe-core master, MACHINE=qemuriscv64, via the
> oe-nodistro-master bitbake-setup config:
>
> bitbake -c cleansstate u-boot && bitbake u-boot
> grep CONFIG_RISCV_ISA_C .../u-boot/2026.04/build/.config
> # before: "# CONFIG_RISCV_ISA_C is not set"
> # after: "CONFIG_RISCV_ISA_C=y"
>
> do_package_qa passes both before and after; only the ISA config and
> resulting .text size change.
>
> Fixes: de890297b392 ("u-boot: Dynamic RISC-V ISA configuration")
>
> AI-Generated: Uses Cursor
>
> Signed-off-by: Gustavo Henrique Nihei <[email protected]>
> Signed-off-by: Mathieu Dubois-Briand <[email protected]>
> Signed-off-by: Richard Purdie <[email protected]>
> ---
> v2: Fix Fixes: tag, it pointed to the wrong commit (cd9e7304481b,
> "u-boot: Overhaul UBOOT_CONFIG flow") instead of the commit that
> actually introduced SRC_URI_RISCV (de890297b392, "u-boot: Dynamic
> RISC-V ISA configuration").
>
> meta/recipes-bsp/u-boot/u-boot_2026.01.bb | 1 +
> 1 file changed, 1 insertion(+)
Thanks, since it does not change the patch content, I directly replaced
the v2 into my branch.
Regards,
--
Yoann Congal
Smile ECS
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#241405):
https://lists.openembedded.org/g/openembedded-core/message/241405
Mute This Topic: https://lists.openembedded.org/mt/120357934/21656
Group Owner: [email protected]
Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-
