riscv64gc remains the default for now.
Signed-off-by: Trevor Gamblin <[email protected]>
---
meta/conf/machine/include/riscv/tune-riscv.inc | 7 ++++++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git a/meta/conf/machine/include/riscv/tune-riscv.inc
b/meta/conf/machine/include/riscv/tune-riscv.inc
index ed71dc06ba..80c17ea0b7 100644
--- a/meta/conf/machine/include/riscv/tune-riscv.inc
+++ b/meta/conf/machine/include/riscv/tune-riscv.inc
@@ -2,7 +2,12 @@ require conf/machine/include/riscv/arch-riscv.inc
DEFAULTTUNE ?= "riscv64gc"
-AVAILTUNES += "riscv64gcv riscv64gc riscv32gc riscv64 riscv32 riscv64nc
riscv64nf riscv32nf"
+AVAILTUNES += "rva20u64 riscv64gcv riscv64gc riscv32gc riscv64 riscv32
riscv64nc riscv64nf riscv32nf"
+
+# zifencei isn't part of these profiles per gcc's -march expansion, but the
+# Linux kernel requires it, so add it on top of the profile's extensions.
+TUNE_FEATURES:tune-rva20u64 := "${@oe.tune.riscv_isa_to_tune("rva20u64")}
zifencei"
+PACKAGE_EXTRA_ARCHS:tune-rva20u64 = "${TUNE_RISCV_PKGARCH}"
# Default
TUNE_FEATURES:tune-riscv64gc := "${@oe.tune.riscv_isa_to_tune("rv64gc")}"
--
2.55.0
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#246985):
https://lists.openembedded.org/g/openembedded-core/message/246985
Mute This Topic: https://lists.openembedded.org/mt/121511757/21656
Group Owner: [email protected]
Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-
