> On Jan 7, 2016, at 1:17 PM, Andre McCurdy <[email protected]> wrote: > > On Thu, Jan 7, 2016 at 1:09 PM, Martin Jansa <[email protected]> wrote: >> On Thu, Jan 07, 2016 at 12:53:10PM -0800, Andre McCurdy wrote: >>> Signed-off-by: Andre McCurdy <[email protected]> >>> --- >>> meta/classes/qemu.bbclass | 1 + >>> 1 file changed, 1 insertion(+) >>> >>> diff --git a/meta/classes/qemu.bbclass b/meta/classes/qemu.bbclass >>> index 315c17f..4ec7657 100644 >>> --- a/meta/classes/qemu.bbclass >>> +++ b/meta/classes/qemu.bbclass >>> @@ -43,6 +43,7 @@ QEMU_OPTIONS[vardeps] += >>> "QEMU_EXTRAOPTIONS_${PACKAGE_ARCH}" >>> QEMU_EXTRAOPTIONS_iwmmxt = " -cpu pxa270-c5" >>> QEMU_EXTRAOPTIONS_armv6 = " -cpu arm1136" >>> QEMU_EXTRAOPTIONS_armv7a = " -cpu cortex-a8" >>> +QEMU_EXTRAOPTIONS_armv7ve = " -cpu cortex-a8" >> >> would it make sense to use cortex-a15 here? It's supported at least in >> qemu-2.5.0 > > Yes, I think you're right. If qemu configured for cortex-a8 is going > to barf on armv7ve integer division instructions then we should enable > an armv7ve cpu such as cortex-a15. > > To avoid unnecessary diversity, should we then also use cortex-a15 for armv7a > ?
I think yes. > >>> QEMU_EXTRAOPTIONS_ppce500v2 = " -cpu e500v2" >>> QEMU_EXTRAOPTIONS_ppce500mc = " -cpu e500mc" >>> QEMU_EXTRAOPTIONS_ppce5500 = " -cpu e5500" >>> -- >>> 1.9.1 >>> >>> -- >>> _______________________________________________ >>> Openembedded-core mailing list >>> [email protected] >>> http://lists.openembedded.org/mailman/listinfo/openembedded-core >> >> -- >> Martin 'JaMa' Jansa jabber: [email protected] > -- > _______________________________________________ > Openembedded-core mailing list > [email protected] > http://lists.openembedded.org/mailman/listinfo/openembedded-core
signature.asc
Description: Message signed with OpenPGP using GPGMail
-- _______________________________________________ Openembedded-core mailing list [email protected] http://lists.openembedded.org/mailman/listinfo/openembedded-core
