Signed-off-by: Khem Raj <[email protected]>
---
 .../0001-Add-support-of-arch-riscv32.patch    | 47 +++++++++++++++++++
 meta-oe/recipes-support/poco/poco_1.10.1.bb   |  1 +
 2 files changed, 48 insertions(+)
 create mode 100644 
meta-oe/recipes-support/poco/poco/0001-Add-support-of-arch-riscv32.patch

diff --git 
a/meta-oe/recipes-support/poco/poco/0001-Add-support-of-arch-riscv32.patch 
b/meta-oe/recipes-support/poco/poco/0001-Add-support-of-arch-riscv32.patch
new file mode 100644
index 0000000000..e6b673b11d
--- /dev/null
+++ b/meta-oe/recipes-support/poco/poco/0001-Add-support-of-arch-riscv32.patch
@@ -0,0 +1,47 @@
+From 98d277655e411f56fba705c0bf2efc6562c23807 Mon Sep 17 00:00:00 2001
+From: Khem Raj <[email protected]>
+Date: Sun, 15 Nov 2020 11:37:33 -0800
+Subject: [PATCH] Add support of arch riscv32
+
+Upstream-Status: Submitted [https://github.com/pocoproject/poco/pull/3138]
+Signed-off-by: Khem Raj <[email protected]>
+---
+ Foundation/include/Poco/Platform.h | 13 +++++++++----
+ 1 file changed, 9 insertions(+), 4 deletions(-)
+
+diff --git a/Foundation/include/Poco/Platform.h 
b/Foundation/include/Poco/Platform.h
+index 799db417e..b8506a248 100644
+--- a/Foundation/include/Poco/Platform.h
++++ b/Foundation/include/Poco/Platform.h
+@@ -135,6 +135,7 @@
+ #define POCO_ARCH_AARCH64 0x0f
+ #define POCO_ARCH_ARM64   0x0f // same as POCO_ARCH_AARCH64
+ #define POCO_ARCH_RISCV64 0x10
++#define POCO_ARCH_RISCV32 0x11
+ 
+ 
+ #if defined(__ALPHA) || defined(__alpha) || defined(__alpha__) || 
defined(_M_ALPHA)
+@@ -225,12 +226,16 @@
+ #elif defined(__AARCH64EB__)
+       #define POCO_ARCH POCO_ARCH_AARCH64
+       #define POCO_ARCH_BIG_ENDIAN 1
+-#elif defined(__riscv) && (__riscv_xlen == 64)
+-      #define POCO_ARCH POCO_ARCH_RISCV64
+-      #define POCO_ARCH_LITTLE_ENDIAN 1
++#elif defined(__riscv)
++      #if (__riscv_xlen == 64)
++              #define POCO_ARCH POCO_ARCH_RISCV64
++              #define POCO_ARCH_LITTLE_ENDIAN 1
++      #elif(__riscv_xlen == 32)
++              #define POCO_ARCH POCO_ARCH_RISCV32
++              #define POCO_ARCH_LITTLE_ENDIAN 1
++      #endif
+ #endif
+ 
+-
+ #if defined(__clang__)
+       #define POCO_COMPILER_CLANG
+ #elif defined(_MSC_VER)
+-- 
+2.29.2
+
diff --git a/meta-oe/recipes-support/poco/poco_1.10.1.bb 
b/meta-oe/recipes-support/poco/poco_1.10.1.bb
index 3f51e61187..48b31dd3f3 100644
--- a/meta-oe/recipes-support/poco/poco_1.10.1.bb
+++ b/meta-oe/recipes-support/poco/poco_1.10.1.bb
@@ -10,6 +10,7 @@ DEPENDS = "libpcre zlib"
 
 SRC_URI = " \
     git://github.com/pocoproject/poco.git;branch=poco-${PV} \
+    file://0001-Add-support-of-arch-riscv32.patch \
     file://run-ptest \
    "
 SRCREV = "a3d827d80eb7f3329c58e73eb2906cb7ba829019"
-- 
2.29.2

-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#87953): 
https://lists.openembedded.org/g/openembedded-devel/message/87953
Mute This Topic: https://lists.openembedded.org/mt/78277312/21656
Group Owner: [email protected]
Unsubscribe: https://lists.openembedded.org/g/openembedded-devel/unsub 
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-

Reply via email to