Ed Beroset wrote:
>
>[...]
>>Something has made it unhappy, but I'm not entirely sure what. Any clues to
>>where I can look next? I believe this is the last impediment to my fully
>>using OpenOCD and gdb on this target. Thanks!
>
>I have determined that things that used to work don't any more, so there must
>have been some changes that cause this to fail.
Looking over my notes, I have figured out that the change was in my
configuration file. Specifically, if I use "reset_config none" I get no error,
but if I issue "reset_config srst_only" I get the error every time. Here's the
openocd.cfg I'm currently using:
source [find interface/ftdi/luminary-icdi.cfg]
transport select jtag
reset_config none
source [find target/stellaris.cfg]
Here's a full telnet session:
Open On-Chip Debugger
> targets
TargetName Type Endian TapName State
-- ------------------ ---------- ------ ------------------ ------------
0* lm3s.cpu cortex_m little lm3s.cpu running
> reset halt
adapter speed: 500 kHz
cortex_m reset_config vectreset
Resetting Core Peripherals
JTAG tap: lm3s.cpu tap/device found: 0x4ba00477 (mfg: 0x23b, part: 0xba00, ver:
0x4)
Only resetting the Cortex-M core, use a reset-init event handler to reset any
peripherals or configure hardware srst support.
target state: halted
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00000240 msp: 0x20000100
> reset_config srst_only
srst_only separate srst_gates_jtag srst_open_drain connect_deassert_srst
> reset halt
adapter speed: 500 kHz
cortex_m reset_config vectreset
Resetting Core Peripherals
JTAG scan chain interrogation failed: all ones
Check JTAG interface, timings, target power, etc.
Trying to use configured scan chain anyway...
Bypassing JTAG setup events due to errors
JTAG-DP OVERRUN - check clock, memaccess, or reduce jtag speed
MEM_AP_CSW 0x23000040, MEM_AP_TAR 0x0
TARGET: lm3s.cpu - Not halted
in procedure 'reset'
in procedure 'ocd_bouncer'
in procedure 'reset'
Halt timed out, wake up GDB.
>
This is using the Luminary ICDI with the original Stellaris development board,
which does actually support SRST. This appears to be coming from
target/adi_v5_jtag.c but it's not yet clear to me whether that's where the
problem actually lies or if it's something prior to that. I have started
reading the CoreSight documentation, but it's slow going. Can anyone else
verify that they also see this behavior and that it's an error?
Ed
------------------------------------------------------------------------------
Dive into the World of Parallel Programming The Go Parallel Website, sponsored
by Intel and developed in partnership with Slashdot Media, is your hub for all
things parallel software development, from weekly thought leadership blogs to
news, videos, case studies, tutorials and more. Take a look and join the
conversation now. http://goparallel.sourceforge.net/
_______________________________________________
OpenOCD-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/openocd-devel
