On Thu, Apr 9, 2015 at 3:50 PM, Uwe Bonnes <
[email protected]> wrote:
> ...
> Uwe> Why isn't the mww broken down as two mwb?
>
> Digging deeper, both mwh and mwb returned a Verify error, as PLLON set
> PLLRDY and readback got 0x3(PLLRDY|PLLON) versus 0x1 (PLLON) written.
>
WTF is the STLink doing here? Why readback a write?? Is the firmware or our
driver the culprit?
/Andreas
------------------------------------------------------------------------------
BPM Camp - Free Virtual Workshop May 6th at 10am PDT/1PM EDT
Develop your own process in accordance with the BPMN 2 standard
Learn Process modeling best practices with Bonita BPM through live exercises
http://www.bonitasoft.com/be-part-of-it/events/bpm-camp-virtual- event?utm_
source=Sourceforge_BPM_Camp_5_6_15&utm_medium=email&utm_campaign=VA_SF
_______________________________________________
OpenOCD-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/openocd-devel
