Hi All,

After the cortex-m register rework, I have added a change to introduce armv8-m 
new registers:
 (1) http://openocd.zylin.com/#/c/6016/ : cortex_m: add armv8m special registers
   Added registers: MSP_x, PSP_x, MSPLIM_x, PSPLIM_x, PMSK_BPRI_FLTMSK_CTRL_x ; 
x = {S,NS}
   Reference : Arm(r)v8-M Architecture Reference Manual - DDI0553B.m ID02102020
               D1.2.33 DCRSR, Debug Core Register Select Register

(1) depends on:
 (2) http://openocd.zylin.com/#/c/6015/ : cortex_m: mark FPU register as 
non-existent instead of playing with num_regs
   This one change the behavior from suppressing the FPU registers to just 
marking them as non-existent, just to keep the indexes consistent

Also, avoiding to read/write non-existent registers has been added in:
 (3) http://openocd.zylin.com/#/c/6059/ : cortex_m: avoid reading and writing 
non-existent registers [merged]
 (4) http://openocd.zylin.com/#/c/6062/ : armv8_dpm: do not read/write 
non-existent registers
 (5) http://openocd.zylin.com/#/c/6063/ : armv_dpm: do not read/write 
non-existent registers
 (6) http://openocd.zylin.com/#/c/6064/ : armv4_5: do not read/write 
non-existent registers


As (3) is merged, could you please review (1) and (2) as it is very beneficial 
for cortex-m23/33 debugging.

Also, there is two important patches awaiting some update:
 (7) http://openocd.zylin.com/#/c/5321/ : target/cortex_m: faster reading of 
all CPU registers
 (8) http://openocd.zylin.com/#/c/5319/ : cortex_m: poll S_REGRDY on register 
r/w
Note: (7) depends on (8)

Thanks in advance,
-----------------------------------------------
Tarek BOCHKATI
STMicroelectronics | Microcontroller Division
ST online: www.st.com




_______________________________________________
OpenOCD-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/openocd-devel

Reply via email to