This is an automated email from Gerrit.

Oleksij Rempel ([email protected]) just uploaded a new patch set to 
Gerrit, which you can find at http://openocd.zylin.com/6112

-- gerrit

commit 2d515f2c36dbd3cc58c5c46cead753c92f76445b
Author: Oleksij Rempel <[email protected]>
Date:   Sun Mar 14 18:19:06 2021 +0100

    tcl: add lattice ECP5 family support
    
    Add support for ECP5 FPGA targets and board based on this chips:
    Radiona ULX3S and Lambdaconcept ECPIX-5
    
    Change-Id: I932fc6e2458cda7d63ac21579acddea5b53410bc
    Signed-off-by: Oleksij Rempel <[email protected]>

diff --git a/tcl/board/lambdaconcept_ecpix-5.cfg 
b/tcl/board/lambdaconcept_ecpix-5.cfg
new file mode 100644
index 0000000..3db99ff
--- /dev/null
+++ b/tcl/board/lambdaconcept_ecpix-5.cfg
@@ -0,0 +1,20 @@
+# LambdaConcept ECPIX-5
+# http://docs.lambdaconcept.com/ecpix-5/
+# Currently there are following board variants:
+# ECPIX-5 45F - LFE5UM5G-45F
+# ECPIX-5 85F - LFE5UM5G-85F
+#
+# This boards have two JTAG interfaces:
+# - CN4, micro USB port connected to FT2232HQ chip:
+#        ADBUS0 TCK
+#        ADBUS1 TDI
+#        ADBUS2 TDO
+#        ADBUS3 TMS
+#        BDBUS0 UART_TXD
+#        BDBUS1 UART_RXD
+# - CN3, 6 pin connector
+#
+# No reset lines are implemented. So it is not possible to remote reset the 
FPGA
+# by using any of this interfaces
+
+source [find target/lattice_ecp5.cfg]
diff --git a/tcl/board/radiona_ulx3s.cfg b/tcl/board/radiona_ulx3s.cfg
new file mode 100644
index 0000000..057e317
--- /dev/null
+++ b/tcl/board/radiona_ulx3s.cfg
@@ -0,0 +1,16 @@
+# Radiona ULX3S
+# https://radiona.org/ulx3s/
+# Currently there are following board variants:
+# CS-ULX3S-01 - LFE5U 12F
+# CS-ULX3S-02 - LFE5U 45F
+# CS-ULX3S-03 - LFE5U 85F
+#
+# two JTAG interfaces:
+# - US1, micro USB port connected to FT231XQ
+# - J4, 6 pin connector
+# Both of this interfaces share the JTAG lines (TDI, TMS, TCK, TDO) between
+# Lattice ECP5 FPGA chip and ESP32 WiFi controller.
+# Note: TRST_N of the ESP32 is pulled up by default and can be pulled down over
+# J3 interface.
+
+source [find target/lattice_ecp5.cfg]
diff --git a/tcl/interface/ft232r/radiona_ulx3s.cfg 
b/tcl/interface/ft232r/radiona_ulx3s.cfg
new file mode 100644
index 0000000..a97f2c5
--- /dev/null
+++ b/tcl/interface/ft232r/radiona_ulx3s.cfg
@@ -0,0 +1,11 @@
+# Adapter on board of Radiona ULX3S
+
+adapter driver ft232r
+adapter speed 1000
+ft232r_vid_pid 0x0403 0x6015
+ft232r_tck_num DSR
+ft232r_tms_num DCD
+ft232r_tdi_num RI
+ft232r_tdo_num CTS
+ft232r_trst_num RTS
+ft232r_srst_num DTR
diff --git a/tcl/interface/ftdi/lambdaconcept_ecpix-5.cfg 
b/tcl/interface/ftdi/lambdaconcept_ecpix-5.cfg
new file mode 100644
index 0000000..4a929f7
--- /dev/null
+++ b/tcl/interface/ftdi/lambdaconcept_ecpix-5.cfg
@@ -0,0 +1,7 @@
+adapter driver ftdi
+adapter speed 10000
+ftdi_device_desc "Dual RS232-HS"
+ftdi_vid_pid 0x0403 0x6010
+
+ftdi_layout_init 0xfff8 0xfffb
+transport select jtag
diff --git a/tcl/target/lattice_ecp5.cfg b/tcl/target/lattice_ecp5.cfg
new file mode 100644
index 0000000..03029b2
--- /dev/null
+++ b/tcl/target/lattice_ecp5.cfg
@@ -0,0 +1,26 @@
+if { [info exists CHIPNAME] } {
+       set _CHIPNAME $_CHIPNAME
+} else {
+       set _CHIPNAME ecp5
+}
+
+# Lattice ECP5 family
+# TAP IDs are extracted from BSDL files found on this page:
+# https://www.latticesemi.com/Products/FPGAandCPLD/ECP5
+#
+# 0x01111043 - LAE5UM_25F/LFE5UM_25F
+# 0x01112043 - LAE5UM_45F/LFE5UM_45F
+# 0x01113043 - LAE5UM_85F/LFE5UM_85
+# 0x21111043 - LFE5U_12F
+# 0x41111043 - LFE5U_25F
+# 0x41112043 - LFE5U_45F
+# 0x41113043 - LFE5U_85F
+# 0x81111043 - LFE5UM5G-25
+# 0x81112043 - LFE5UM5G-45
+# 0x81113043 - LFE5UM5G-85
+
+jtag newtap $_CHIPNAME tap -irlen 8 -irmask 0x83 -ircapture 0x1 \
+       -expected-id 0x01111043 -expected-id 0x01112043 -expected-id 0x01113043 
\
+       -expected-id 0x21111043 -expected-id 0x41111043 -expected-id 0x41112043 
\
+       -expected-id 0x41113043 -expected-id 0x81111043 -expected-id 0x81112043 
\
+       -expected-id 0x81113043

-- 


_______________________________________________
OpenOCD-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/openocd-devel

Reply via email to